

NPN SILICON TRANSISTOR

NPN SILICON POWER TRANSISTORS

DESCRIPTION

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE.

FEATURES

- * V_{CEO(SUS)}= 400V
- * Reverse bias SOA with inductive loads @ T_c = 100°C
- * Inductive switching matrix 2 to 4 Amp, 25 and 100°C
- t_C @ 3A, 100°C is 180 ns (Typ.)
- * 700V blocking capability
- * SOA and switching applications information

APPLICATIONS


- * Switching regulator's, inverters
- * Motor controls
- * Solenoid/Relay drivers
- * Deflection circuits

ORDERING INFORMATION

1	1
TO-220F	TO-251
1- TO-251S2	1
1 1	
TO-252D	TO-262
TO-126	1 TO-126S
	1 TO-251S2 1 TO-252D

Ordering Number			Assignr	Decking	
Halogen Free	гаскауе	1	2	3	Packing
MJE13005G-TA3-T	TO-220	В	С	E	Tube
MJE13005G-TF3-T	TO-220F	В	С	E	Tube
MJE13005G-TM3-T	TO-251	В	С	E	Tube
MJE13005G-TMS-T	TO-251S	В	С	E	Tube
MJE13005G-TMS2-T	TO-251S2	В	С	E	Tube
MJE13005G-TMS4-T	TO-251S4	В	С	C E Tu	
MJE13005G-TN3-R	TO-252	В	С	E	Tape Reel
MJE13005G-TND-R	TO-252D	В	С	E	Tape Reel
MJE13005G-T2Q-T	TO-262	В	С	E	Tube
MJE13005G-TQ3-T	TO-263	В	С	E	Tube
MJE13005G-TQ3-R	TO-263	В	С	E	Tape Reel
MJE13005G-T60-K	TO-126	В	С	E	Bulk
MJE13005G-T6S-K	TO-126S	В	С	E	Bulk
	Halogen Free MJE13005G-TA3-T MJE13005G-TF3-T MJE13005G-TM3-T MJE13005G-TMS-T MJE13005G-TMS2-T MJE13005G-TMS2-T MJE13005G-TMS4-T MJE13005G-TN3-R MJE13005G-TND-R MJE13005G-TQ3-T MJE13005G-TQ3-T MJE13005G-TQ3-R MJE13005G-T60-K	Halogen Free Package MJE13005G-TA3-T TO-220 MJE13005G-TF3-T TO-220F MJE13005G-TM3-T TO-251S MJE13005G-TMS-T TO-251S MJE13005G-TMS2-T TO-251S2 MJE13005G-TMS4-T TO-251S4 MJE13005G-TN3-R TO-252 MJE13005G-TND-R TO-252D MJE13005G-TQ3-T TO-262 MJE13005G-TQ3-R TO-263 MJE13005G-TQ3-R TO-263 MJE13005G-TQ3-R TO-263	Halogen Free Package 1 MJE13005G-TA3-T TO-220 B MJE13005G-TF3-T TO-220F B MJE13005G-TM3-T TO-251 B MJE13005G-TMS-T TO-251S B MJE13005G-TMS2-T TO-251S2 B MJE13005G-TMS4-T TO-251S4 B MJE13005G-TN3-R TO-252 B MJE13005G-TN3-R TO-252D B MJE13005G-TQ2-T TO-262 B MJE13005G-TQ3-T TO-263 B MJE13005G-TQ3-R TO-263 B MJE13005G-TQ3-R TO-263 B MJE13005G-TQ3-R TO-263 B MJE13005G-TQ3-R TO-263 B	Halogen Free Package 1 2 MJE13005G-TA3-T TO-220 B C MJE13005G-TF3-T TO-220F B C MJE13005G-TM3-T TO-251 B C MJE13005G-TMS-T TO-251S B C MJE13005G-TMS-T TO-251S2 B C MJE13005G-TMS2-T TO-251S2 B C MJE13005G-TMS4-T TO-251S4 B C MJE13005G-TN3-R TO-252 B C MJE13005G-TN3-R TO-252D B C MJE13005G-TQ2-T TO-262 B C MJE13005G-TQ3-T TO-263 B C MJE13005G-TQ3-R TO-263 B C MJE13005G-TQ3-R TO-263 B C MJE13005G-TQ3-R TO-263 B C MJE13005G-TQ3-R TO-263 B C	Halogen Free Package 1 2 3 MJE13005G-TA3-T TO-220 B C E MJE13005G-TA3-T TO-220F B C E MJE13005G-TF3-T TO-220F B C E MJE13005G-TM3-T TO-251 B C E MJE13005G-TMS-T TO-251S B C E MJE13005G-TMS-T TO-251S2 B C E MJE13005G-TMS2-T TO-251S2 B C E MJE13005G-TMS4-T TO-251S4 B C E MJE13005G-TN3-R TO-252 B C E MJE13005G-TND-R TO-252D B C E MJE13005G-TQ-T TO-262 B C E MJE13005G-TQ3-R TO-263 B C E MJE13005G-TQ3-R TO-263 B C E MJE13005G-TQ3-R TO-263 B C E MJE13005G-TQ3-R

Note: Pin Assignment: B: Base C: Collector E: Emitter



NPN SILICON TRANSISTOR

MARKING

PACKAGE		MARKING
TO-220 TO-220F TO-251 TO-251S TO-251S2	TO-251S4 TO-252 TO-252D TO-262 TO-263	UTC MJE13005 G: Halogen Free Lot Code
TO-126 TO-126S		UTC DDD MJE13005 L: Lead Free 1 G: Halogen Free



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNIT
Collector-Emitter Voltage		V _{CEO(SUS)}	400	V
Collector-Emitter Voltage (V _{BE} =0)		V _{CES}	700	V
Collector-Base Voltage		V _{CBO}	700	V
Emitter Base Voltage		V _{EBO}	9	V
Collector Current	Continuous	Ι _C	4	А
	Peak (1)	I _{CM}	8	А
Base Current	Continuous	IB	2	А
	Peak (1)	I _{BM}	4	А
	Continuous	IE	6	А
Emitter Current	Peak (1)	I _{EM}	12	А
Power Dissipation at T _C =25°C	TO-126/TO-126S TO-220F		40	
	TO-251/TO-251S TO-251S2/TO-251S4 TO-252/TO-252D		50	w
	TO-220/TO-263 TO-262	Pp	75	
Derate above 25°C	TO-126/TO-126S TO-220F	FD	320	
	TO-251/TO-251S TO-251S2/TO-251S4 TO-252/TO-252D		400	mW/°C
	TO-220/TO-263 TO-262		600	
Operating and Storage Junction	Temperature	T _J , T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

THERMAL DATA

PA	RAMETER	SYMBOL	RATINGS	UNIT	
	TO-126/TO-126S		89		
	TO-251/TO-251S	θ_{JA}	80		
Junction to Ambient	TO-251S2/TO-251S4			°C/W	
Junction to Ambient	TO-252/TO-252D			0/11	
	TO-220/TO-263		62.5		
	TO-262/TO-220F		02:5		
	TO-126/TO-126S		3.125	°C/W	
	TO-220F		5.125		
Junction to Case	TO-251/TO-251S				
	TO-251S2/TO-251S4	$\theta_{\rm JC}$	2.5		
	TO-252/TO-252D				
	TO-220/TO-263		1.67		
	TO-262		1.07		



NPN SILICON TRANSISTOR

	1			1		1	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFF CHARACTERISTICS (Note 1)	_		-		-		
Collector-Emitter Sustaining Voltage	V _{CEO(SUS)}	I _C =10mA , I _B =0	400			V	
Collector Cutoff Current	І _{сво}	V _{CBO} =Rated Value,			1		
		V _{BE(OFF)} =1.5V	1		I		
		V _{CBO} =Rated Value,		5		mA	
		V _{BE(OFF)} =1.5V, T _C =100°C			Э		
Emitter Cutoff Current	I _{EBO}	V _{EB} =9V, I _C =0			1	mA	
SECOND BREAKDOWN			-				
Second Breakdown Collector Current	I _{S/B}		See Fig. 1 ²		11		
with bass forward biased	-0,8						
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Fig.		ee Fig.	12		
ON CHARACTERISTICS (Note 1)							
DC Current Gain	h _{FE1}	I _C =200mA, V _{CE} =5V	15	1	30		
	h _{FE2}	$I_{c}=2mA, V_{cE}=5V$	10		50		
		$I_{C}=1A, V_{CE}=5V$	10				
	h _{FE3}	$I_{C}=1A, I_{B}=0.2A$	10		0.5	V	
		$I_{\rm C}=2A, I_{\rm B}=0.5A$			0.6	V	
Collector-Emitter Saturation Voltage		I _C =4A, I _B =1A			1	v	
		I _C =2A, I _B =0.5A, Ta=100°C			1	V	
		I _C =1A, I _B =0.2A			1.2	V	
Base-Emitter Saturation Voltage	$V_{BE\;(SAT)}$	I _C =2A, I _B =0.5A			1.6	V	
		I _C =2A, I _B =0.5A, T _C =100°C			1.5	V	
DYNAMIC CHARACTERISTICS			1	1	1.0		
Current-Gain-Bandwidth Product	f⊤	I _C =500mA, V _{CE} =10V, f=1MHz	4			MHz	
Output Capacitance	Сов	$V_{CB}=10V, I_{E}=0, f=0.1MHz$		65		pF	
SWITCHING CHARACTERISTICS	- 05		1		1	<u> </u>	
Resistive Load (Table 1)							
Delay Time	t _D			0.025	0.1	μs	
Rise Time	t _R	V _{CC} =125V, I _C =2A, I _{B1} =I _{B2} =0.4A,		0.3	0.7	μs	
Storage Time	ts	t _P =25µs, Duty Cycle≤1%		1.7	4	μs	
Fall Time	t _F	1		0.4	0.9	μs	
						<u> </u>	

■ ELECTRICAL CHARACTERISTICS (T_c=25°C, unless otherwise specified)

Note: 1. Pulse Test: Pulse Width = 5ms, Duty Cycle ≤ 10%

2. Pulse Test: P_W = 300µs, Duty Cycle ≤ 2%



NPN SILICON TRANSISTOR

APPLICATION INFORMATION




Table 1.Test Conditions for Dynamic Performance



NPN SILICON TRANSISTOR

RESISTIVE SWITCHING PERFORMANCE





Fig. 3 Typical Thermal Response [Zejc(t)]








Fig. 5 Reverse Bias Switching Safe Operating Area



Collector-Emitter Clamp Voltage, VCE (V)



■ RESISTIVE SWITCHING PERFORMANCE (Cont.)





SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_{C}-V_{CE}$ limits of the transistor that must be observed for reliable operation; e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Fig. 4 is based on $T_C = 25^{\circ}C$; $T_{J(PK)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Fig. 4 may be found at any case temperature by using the appropriate curve on Fig. 6.

 $T_{J(PK)}$ may be calculated from the data in Fig. 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 5 gives the complete RBSOA characteristics.





NPN SILICON TRANSISTOR

TYPICAL CHARACTERISTICS










Collector Current, Ic (A)



UNISONIC TECHNOLOGIES CO., LTD www.unisonic.com.tw

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

