

U74AHCT373

CMOS IC

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

■ DESCRIPTION

The **U74AHCT373** is an octal transparent D-type latch with 3-state outputs and 8 channels.

When the \overline{OE} input is low and the LE input is high, the Q outputs follow the D inputs. When \overline{OE} is low and LE is low, the Q outputs are latched at the logic levels of the D inputs.

When the \overline{OE} input is high, the outputs are in the high-impedance. The \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

■ FEATURES


- * Inputs are TTL-Voltage Compatible
- * Operate from 4.5V to 5.5V
- * Inputs Accept Voltages to 5.5V
- * Max t_{PD} of 8.5ns at $V_{CC}=5V$, $C_L=15pF$

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74AHCT373L-D20-T	U74AHCT373G-D20-T	DIP-20	Tube
U74AHCT373L-P20-R	U74AHCT373G-P20-R	TSSOP-20	Tape Reel

 U74AHCT373G-D20-T	(1)Packing Type (2)Package Type (3)Green Package	(1) T: Tube, R: Tape Reel (2) D20: DIP-20, P20: TSSOP-20 (3) G: Halogen Free and Lead Free, L: Lead Free
-----------------------	--	--

■ MARKING



■ PIN CONFIGURATION




■ FUNCTION TABLE


INPUTS(\overline{OE})	INPUTS(LE)	INPUTS(D)	OUTPUT(Q)
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

Note: H: HIGH voltage level; L: LOW voltage level.

■ LOGIC SYMBOL



■ LOGIC DIAGRAM



■ ABSOLUTE MAXIMUM RATING (Unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
Input Voltage Range (Note 3)	V_I	-0.5 ~ 7	V
Output Voltage Range (Note 3)	V_O	-0.5 ~ V_{CC} +0.5	V
Input Clamp Current	I_{IK}	-20	mA
Output Clamp Current	I_{OK}	±20	mA
Output Current	I_O	±25	mA
V_{CC} or GND Current	I_{CC}	±75	mA
Storage Temperature	T_{STG}	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
 Absolute maximum ratings are stress ratings only and functional device operation is not implied.
 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING CONDITIONS (Unless otherwise specified)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	4.5		5.5	V
High-Level Input Voltage	V_{IH}	2			V
Low-Level Input Voltage	V_{IL}			0.8	V
Input Voltage	V_{IN}	0		5.5	V
Output Voltage	V_{OUT}	0		V_{CC}	V
High-Level Output Current	I_{OH}			-8	mA
Low-Level Output Current	I_{OL}			8	mA
Input Rise or Fall Times	$\Delta t/\Delta v$			20	ns/V
Operating free-air temperature	T_A	-40		+125	°C

■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Voltage High-Level	V_{OH}	$V_{CC}=4.5V$, $I_{OH}=-50\mu A$	4.4	4.5		V
		$V_{CC}=4.5V$, $I_{OH}=-8mA$	3.94			
Output Voltage Low-Level	V_{OL}	$V_{CC}=4.5V$, $I_{OL}=50\mu A$			0.1	V
		$V_{CC}=4.5V$, $I_{OL}=8mA$			0.36	
Input Leakage Current	$I_{I(LEAK)}$	$V_{CC}=0V$ to 5.5V, $V_{IN}=0$ or 5.5V			±0.1	µA
Leakage Current (For output in high-impedance state)	I_{OZ}	$V_{CC}=5.5V$, $V_{IN}=V_{IH}$ or V_{IL} , $V_{OUT}=0$ or 5.5V			±0.25	µA
Quiescent Supply Current	I_{CC}	$V_{CC}=5.5V$, $V_{IN}=V_{CC}$ or GND, $I_{OUT}=0$			4	µA
Additional Quiescent Supply Current	ΔI_{CC}	$V_{CC}=5.5V$, one input at 3.4V, Other inputs at V_{CC} or GND			1.35	mA
Input Capacitance	C_I	$V_{CC}=5V$, $V_{IN}=V_{CC}$ or GND		4	10	pF
Output Capacitance	C_O	$V_{CC}=5V$, $V_{OUT}=V_{CC}$ or GND		9		pF


■ SWITCHING CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From D to Q	t_{PLH}/t_{PHL}	$V_{CC}=5V\pm0.5V, C_L=15pF$		5.1	8.5	ns
		$V_{CC}=5V\pm0.5V, C_L=50pF$		5.9	9.5	
From LE to Q	t_{PLZ}/t_{PZH}	$V_{CC}=5V\pm0.5V, C_L=15pF$		7.7	12.3	ns
		$V_{CC}=5V\pm0.5V, C_L=50pF$		8.5	13.3	
From \overline{OE} to Q	t_{PZL}/t_{PZH}	$V_{CC}=5V\pm0.5V, C_L=15pF$		6.3	10.9	ns
		$V_{CC}=5V\pm0.5V, C_L=50pF$		7.1	11.9	
From \overline{OE} to Q	t_{PLZ}/t_{PHZ}	$V_{CC}=5V\pm0.5V, C_L=15pF$		6	10.2	ns
		$V_{CC}=5V\pm0.5V, C_L=50pF$		6.8	11.2	
Pulse Width, LE High	t_W	$V_{CC}=5V\pm0.5V$	6.5			ns
Setup Time, Data Before $LE\downarrow$	t_{SU}	$V_{CC}=5V\pm0.5V$	1.5			ns
Hold Time, Data After $LE\downarrow$	t_H	$V_{CC}=5V\pm0.5V$	3.5			ns

■ OPERATING CHARACTERISTICS (Unless otherwise specified)



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	C_{PD}	No load, f=1MHz		17		pF

■ TEST CIRCUIT AND WAVEFORMS




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND


V_{CC}	Input		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_{IN}	t_R, t_F					
$5V \pm 0.5V$	V_{CC}	$\leq 3ns$	$V_{CC}/2$	V_{CC}	$15pF$ $50pF$	$1k\Omega$	$0.5V$



■ TEST CIRCUIT AND WAVEFORMS (Cont.)



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Note: A. C_L includes probe and jig capacitance.

B. P_{RR} ≤ 1MHz, Z₀ = 50Ω, t_R ≤ 3ns, t_F ≤ 3ns.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.