

LOW-VOLTAGE QUADRUPLE FET BUS SWITCH

DESCRIPTION

The U74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (\overline{OE}) input is high.

The device is fully specified for partial-power-down applications using loff. The loff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FEATURES


- * 5-Ω Switch Connection Between Two Ports
- * Standard '125-Type Pinout
- * Isolation Under Power-Off Conditions


ORDERING INFORMATION

Ordering Number		Deskare	Dealing		
Lead Free	Halogen Free	Package	Packing		
U74CBTLV3125L-UEB-R	U74CBTLV3125G-UEB-R	TSSOP-14U	Tape Reel		


(2)Package Type	(1) R: Tape Reel (2) UEB: TSSOP-14U (3) G: Halogen Free and Lead Free, L: Lead Free
-----------------	---

MARKING






PIN CONFIGURATION



FUNCTION TABLE (each bus switch)


INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect

■ LOGIC DIAGRAM (positive logic)





SIMPLIFIED SCHEMATIC (each FET switch)





■ ABSOLUTE MAXIMUM RATING (Unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	Vcc	-0.5~4.6	V
Input Voltage	VI	-0.5~4.6	V
Continuous channel current		128	mA
Input Clamp Current(V _{I/O} <0)	I _{IK}	-50	mA
Storage Temperature	T _{STG}	-65 ~ +150	°C

Notes: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.

RECOMMENDED OPERATING COMDITIONS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	Vcc		2.3		3.6	V
l l'arte se se face l'issues de cas literares	VIH	Vcc=2.3V~2.7V	1.7			V
High-control input voltage		Vcc=2.7V~3.6V	2			V
	VIL	Vcc=2.3V~2.7V			0.7	V
Low-control input voltage		Vcc=2.7V~3.6V			0.8	V
Operating Temperature	TA		-40		+125	°C

Note: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ _{JA}	125	°C/W

STATIC CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST C	ONDITIONS	6	MIN	TYP	MAX	UNIT
Digital Input Diode Voltage	VIK	V _{CC} =3V, I _I =-18mA					-1.2	V
Input Leakage Current	lı –	V _{CC} =3.6V, V _I =V _{CC} or GND					±1	μA
Power off Leakage Carrent	I _{off}	V _{CC} =0,V ₁ or V _O =0 to 4.5V					10	μA
Quiosceut Supply Current	Icc	$V_{CC}=3.6V$, $V_I=V_{CC}$ or GND, $I_O=0$					10	μA
Additional Quiescent Supply Current	Alcc	Control Input; V_{CC} =3.6V, One input at 3V, Other inputs at V_{CC} or GND				300	μA	
Control input Capacitance	Cı	Control Input; Vo=3V or 0				2.5		рF
I/O Capacitance (OFF)	CIO(OFF)	V ₀ =3V or 0, OE=GND				7		рF
		$V_{CC}=2.3V$		lı=64mA		5	8	Ω
			V1=0	l _l =24mA		5	8	Ω
Desister hatus an tus nanta		Typ. at V _{CC} =2.5V	VI=1.7V	I₁=-15mA		27	40	Ω
Resistor between two ports	Ron	Vcc=3V	V-0V	l₁=64mA		5	7	Ω
			VI=0V	Iı=24mA		5	7	Ω
			VI=2.4V	I _I =-15mA		10	15	Ω

Note: All typical values are at V_{CC}=3.3V, T_A= $25^{\circ}C$, unless otherwise noted.


DYNAMIC CHARACTERISTICS (Unless otherwise specified)

See Fig. 1 and Fig. 2 for test circuit and waveforms.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From input (A or B) to output (B or A)	tod (tpi H/tpHi)	Vcc=2.5V±0.2V			0.35	ns
		Vcc=3.3V±0.3V			0.25	ns
From input (OE) to output (A or B)	t _{en} (t _{PZL} /t _{PZH})	Vcc=2.5V±0.2V	2		4.6	ns
		Vcc=3.3V±0.3V	2		4.4	ns
From input (OE) to output (A or B)	tdis (tpl z/tpHz)	Vcc=2.5V±0.2V	1.1		3.9	ns
		Vcc=3.3V±0.3V	1.0		4.2	ns



TEST CIRCUIT AND WAVEFORMS




Note: C_L includes probe and jig capacitance.

 $t_{\mathsf{PLZ}} \, and \, t_{\mathsf{PHZ}} \, are the same as <math display="inline">t_{\mathsf{dis}}.$


tPZL and tPZH are the same as ten.

tPLH and tPHL are the same as tPD.

Fig. 1 Load circuitry for switching times.



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

Note: All input pulses are supplied by generators having the following characteristics: t_r , $t_f \le 2ns$; PRR $\le 10MHz$; ZO= 50Ω .

Fig. 2 Propagation delay from input(A) to output(B) and Output transition time.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

