# UNISONIC TECHNOLOGIES CO., LTD

L8401

## LINEAR INTEGRATED CIRCUIT


# **FET BIAS CONTROLLER**

### **DESCRIPTION**

The UTC L8401 is designed to bias the MOSFETs that are commonly used in LNBs that can implies minimum external components requires.


#### **FEATURES**

- \* Can Bias up to 4 FETs
- \* Drain Current Adjustable by Two External Resistors.
- \* Two Sets of Drain Current can be Setted.




#### **ORDERING INFORMATION**

Ordering	Number	Dealeana	De aldia a		
Lead Free	Halogen Free	Package	Packing		
L8401L-R16-R	L8401G-R16-R	SSOP-16	Tape Reel		




## **MARKING**



www.unisonic.com.tw 1 of 6 QW-R123-018.D

#### ■ PIN CONFIGURATION



#### **■ FUNCTIONAL DIAGRAM**




Fig.1

#### **■ FUNCTIONAL DESCRIPTION**

The UTC **L8401** includes one negative supply required for gate biasing from the single supply voltage, and all the other bias requirements for external FETs.

A low current negative supply voltage includes an internal OSC and two 47nF external cap. The negative rail generator is common to all devices. This negative supply voltage used to drive the FET's gate to obtain the required drain current because of he FET is a depletion mode transistor.

There are for stages in the IC to baising the four external FETS. The drain voltage of the external FET FET1~4 is 2.2 volts set by the UTC **L8401**.

The drain current of external FET is determined by the external resist  $R_{CAL1}$  or  $R_{CAL2}$ . External resistor  $R_{CAL1}$  sets the drain current of FET1 and FET 2, and resistor  $R_{CAL2}$  sets the drain current of FET3 and FET4.

## ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	-0.6 ~ 8	V
Supply Current	Icc	100	mA
Maximum Drain Current		15	mA
Maximum CSUB Sink Current		-500	uA
Operating Temperature	T <sub>OPR</sub>	-40 ~ +80	°C
Storage Temperature	T <sub>STG</sub>	-50 ~ +150	°C


Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# ■ ELECTRICAL CHARACTERISTICS

 $(V_{CC}\text{=}3.3V, I_{D}\text{=}10\text{mA}, R_{CAL1}\text{=}8.2K\Omega, R_{CAL2}\text{=}8.2K\Omega, T_{A}\text{=}25^{\circ}\text{C}, unless otherwise stated})$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	$V_{CC}$		3.3		6	V
Supply Current	Icc	No FET			10	mA
Negative Voltage	V <sub>SUB</sub>	I <sub>SUB</sub> =0uA, V <sub>CC</sub> =6V	-3.0	-2.5	-1	V
		I <sub>SUB</sub> =-200uA			-1	V
Oscillator Freq.	f <sub>O</sub>		200	350	800	KHz
Drain Current	I <sub>D</sub>		8	10	12	mA
Drain Current Change with V <sub>CC</sub>	$\Delta I_{DV}$	V <sub>CC</sub> =3.3~6V		0.2		%/V
VD1/VD2(VD3/VD4) Drain Offset	Δ1			0.2		mΛ
Current	$\Delta I_{DC}$			0.2		mA
Drain Current Change with Temp.	$\Delta I_{DT}$	T=-40~80°C		0.1		%/°C
Drain Voltage	$V_D$	I <sub>D</sub> =10mA	1.8	2	2.2	V
Drain Voltage Change with V <sub>CC</sub>	$\Delta V_{DV}$	V <sub>CC</sub> =3.3~6V		0.5		%/V
Drain Voltage Change	$\Delta V_{DT}$	T=-40~80°C		50		ppm
Dynamic Gate Voltage Range	$V_{G}$	Csub without loading	-2.5		0.7	V
Drain Output Noise Voltage	$V_{dn}$	With drain bypass capacitor=10nF			0.05	$V_{PP}$
Gate Output Noise Voltage	$V_{GN}$	With gate bypass capacitor=10nF			0.03	$V_{PP}$

# **■ TYPICAL APPLICATION CIRCUIT**



#### APPLICATIONS INFORMATION

It is application circuit of UTC L8401 in figure 2, the bias circuits is stable fully in -40°C ~80°C.


CNB and  $C_{SUB}$  are used to generated the negative supply on pin  $C_{SUB}$  (about -2.5V), which can be used to power other external circuits, but it is low load current is noticeable.

C1 and C2 are used to suppress noise or RF interference in each stage of the IC or other external circuits in application circuit system. Value of C1 and C2 could be used in 1nF to 100nF as design dependent.


 $R_{CAL1}$  and  $R_{CAL2}$  are used to set the drain current of FETs 1 & 2 and FETS 3 & 4. If the same drain current is required for all FETs on UTC **L8401**, then the pin  $R_{CAL1}$  and  $R_{CAL2}$  can be connected to GND through only one res of half normal value.


There are full protection for external FETs on chip: The gate output voltage is limitted in -2.5V~0.7V in any conditions including powerup and powerdown transients; If the negative bias generator be shorted or overloaded, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current.


The fig.3 is typical applications of UTC L8401 in LNB.



## **■ TYPICAL CHARACTERISTICS**







UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.