

**U74AHCT125****CMOS IC****QUADRUPLE BUS BUFFER
GATES WITH 3-STATE
OUTPUTS****DESCRIPTION**

The **U74AHCT125** is a quadruple bus buffer gates with 3-state output. When $\overline{OE}$ is high, the Y output is in a high-impedance state. When $\overline{OE}$ is low, the device passes noninverted data from the A input to the Y output.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


FEATURES

- * TTL-Voltage Compatible
- * Max t_{PD} of 3.8ns from A to Y at 5V, $C_L=15pF$
- * Low Quiescent Current: $I_{CC} = 2 \mu A$ (Max) at 5.5V
- * ± 8 mA Output Driver at 5V



ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74AHCT125L-UEA-R	U74AHCT125G-UEA-R	SOP-14U	Tape Reel
U74AHCT125L-UEB-R	U74AHCT125G-UEB-R	TSSOP-14U	Tape Reel


U74AHCT125G-UEA-R



- (1) R: Tape Reel
- (2) UEA: SOP-14U, UEB: TSSOP-14U
- (3) G: Halogen Free and Lead Free, L: Lead Free

MARKING


PIN CONFIGURATION



FUNCTION TABLE

INPUTS		OUTPUTS
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

LOGIC DIAGRAM



■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	-0.5 ~ 7	V
Input Voltage	V_{IN}	-0.5 ~ 7	V
Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Clamp Current ($V_{IN} < 0$)	I_{IK}	-20	mA
Output Clamp Current ($V_{OUT} < 0$, or $V_{OUT} > V_{CC}$)	I_{OK}	±20	mA
Output Current	I_{OUT}	±25	mA
V_{CC} or GND Current	I_{CC}	±50	mA
Storage Temperature	T_{STG}	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
High-Level Input Voltage	V_{IH}	2	V
Low-Level Input Voltage	V_{IL}	0.8	V
Input Voltage	V_{IN}	0 ~ 5.5	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
High-level Output Current	I_{OH}	-8	mA
Low-level Output Current	I_{OL}	8	mA
Input Transition Rise or Fall Rate	$\Delta t / \Delta v$	20	ns/V
Operating Temperature	T_A	-40 ~ +125	°C

■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			$T_A = -40 \sim +125^\circ\text{C}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Output Voltage	V_{OH}	$I_{OH} = -50 \mu\text{A}$, $V_{CC} = 4.5\text{V}$	4.4	4.5		4.4			V
		$I_{OH} = -8 \text{ mA}$, $V_{CC} = 4.5\text{V}$	3.94			3.7			
Low-Level Output Voltage	V_{OL}	$I_{OL} = 50 \mu\text{A}$, $V_{CC} = 4.5\text{V}$			0.1			0.1	V
		$I_{OL} = 8 \text{ mA}$, $V_{CC} = 4.5\text{V}$			0.36			0.55	
Input Leakage Current (A or OE input)	$I_{I(LEAK)}$	$V_{IN} = 5.5\text{V}$ or GND, $V_{CC} = 0$ to 5.5V			±0.1			2	μA
High-impedance state Current	I_{OZ}	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 5.5\text{V}$			±0.25			±10	μA
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$, $V_{CC} = 5.5\text{V}$			2			40	μA
Additional quiescent supply current	ΔI_{CC}	One input at 3.4V, other inputs at V_{CC} or GND			1.35			1.5	mA


■ SWITCHING CHARACTERISTICS ($V_{CC}=5V\pm0.5V$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A=25^{\circ}C$			$T_A=-40\sim+125^{\circ}C$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Propagation Delay from Input A to Output Y, t_{PD}	t_{PLH}	$C_L=15pF, R_L=1k\Omega$		4.5	6.5	1		7.5	ns
		$C_L=50pF, R_L=1k\Omega$		6.9	8.5	1		9.5	ns
	t_{PHL}	$C_L=15pF, R_L=1k\Omega$		6.2	7.7	1		7.5	ns
		$C_L=50pF, R_L=1k\Omega$		6.6	8.1	1		9.5	ns
Propagation Delay from Input $\overline{OE}$ to Output Y, t_{EN}	t_{PZH}	$C_L=15pF, R_L=1k\Omega$		7.7	9.2	1		10	ns
		$C_L=50pF, R_L=1k\Omega$		8.5	10	1		10	ns
	t_{PZL}	$C_L=15pF, R_L=1k\Omega$		6.3	8.3	1		10	ns
		$C_L=50pF, R_L=1k\Omega$		6.5	8.5	1		10	ns
Propagation Delay from Input $\overline{OE}$ to Output Y, t_{DIS}	t_{PHZ}	$C_L=15pF, R_L=1k\Omega$		7.0	8.2	1		10	ns
		$C_L=50pF, R_L=1k\Omega$		10	11.2	1		12	ns
	t_{PLZ}	$C_L=15pF, R_L=1k\Omega$		7.8	9	1		10	ns
		$C_L=50pF, R_L=1k\Omega$		8.7	9.9	1		11	ns

■ OPERATING CHARACTERISTICS ($T_A=25^{\circ}C$, unless otherwise specified)



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C_{IN}	$V_{IN} = V_{CC}$ or GND, $V_{CC}=5V$		4	10	pF
Output Capacitance	C_{OUT}	$V_{OUT} = V_{CC}$ or GND, $V_{CC}=5V$		15		pF
Power Dissipation Capacitance	C_{PD}	$V_{CC}=5V, f=1MHz$, No load		14		pF

■ TEST CIRCUIT AND WAVEFORMS




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND


V_{CC}	Input		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_{IN}	t_R, t_F					
$5V \pm 0.5V$	V_{CC}	$\leq 3ns$	$V_{CC}/2$	V_{CC}	$15pF$	$1k\Omega$	$0.5V$
					$50pF$		



■ TEST CIRCUIT AND WAVEFORMS (Cont.)



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Notes: 1. C_L includes probe and jig capacitance.

Notes: 2. All input pulses are supplied by generators having the following characteristics: $P_{RR} \leq 1\text{MHz}$, $Z_O = 50\Omega$.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.