

UTC UNISONIC TECHNOLOGIES CO., LTD

# UC3973


# LINEAR INTEGRATED CIRCUIT

# LOW COST POWER-SAVING MODE PWM CONTROLLER FOR FLYBACK CONVERTERS

# DESCRIPTION

The UC3973 is a high performance current mode PWM controller ideally suited for low standby power. Low VDD startup current make the power reliable on startup design and a large value resistor could be used in the startup circuit to minimize the standby power. At no load condition, the IC operates in power-saving mode for lower standby power, decreasing frequency for Higher conversion efficiency at light load condition.

The UC3973 contains protection with automatic recovery including OLP (over load protection), programming OTP (over



temperature protection), OVP (over voltage protection), UVLO (V<sub>DD</sub> over voltage clamp and under voltage lockout). To protect the power MOSFET, Gate-drive output is fixed up to 16V max. The UC3973 contains protection OCP (cycle-by-cycle current limiting).

The internal slope compensation improves system stability at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch, which offering minimal external component count in the design. Excellent EMI performance is achieved with UTC proprietary frequency hopping technique (ZL201020615247.1) together with soft driver control. Audio noise is eliminated due to switch frequency more than 20kHz during operation.

The UC3973 has such applications as: battery charger, power adaptor, set-top box power supplies, ink jet printers, open-frame SMPS.

#### **FEATURES**

- \* UTC proprietary frequency hopping technology for Improved EMI \* Programming OTP for higher security performance.
- \* Power-saving mode for high light-load and standby efficiency
- \* Soft Start
- \* Dynamic peak current limiting for constant output power
- \* Built-in synchronized slope compensation
- \* OLP,OVP and V<sub>DD</sub> clamp for higher security

- \* Fixed switch frequency 65kHz
- \* Gate output voltage clamped at 15V
- \* Low start-up current
- \* Cycle-by-cycle Current Limiting
- \* Under voltage lockout (UVLO)
- \* Few external components required


# **ORDERING INFORMATION**

Ordering Number	Package	Packing
UC3973G-S08-R	SOT-8	Tape Reel


UC3973 <u>G</u> - <u>S08</u> - <u>P</u>	
(1)Packing Type	(1) R: Tape Reel
(2)Package Type	(2) S08: SOP-8
(3)Green Package	(3) G: Halogen Free and Lead Free

# UC3973

# MARKING



# ■ PIN CONFIGURATION




# PIN DESCRIPTION

PIN NO.	PIN NAME	PIN TYPE	DESCRIPTION
1	GND	Р	Ground.
2	FB	I	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and SENSE pin input.
3	VIN	I	Connected through a start up resistor to line voltage for VCC ON
4	NC	-	No Connection
5	RT	I	Connected through a NTC resistor to GND for OTP.
6	SENSE	I	Current sense input pin. Connected to MOSFET current sensing resistor node.
7	V <sub>DD</sub>	Р	Power supply.
8	GATE	0	The totem-pole output driver for driving the power MOSFET.



# BLOCK DIAGRAM





# LINEAR INTEGRATED CIRCUIT

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C, V<sub>DD</sub> =15V, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>	30	V
Input Voltage to FB Pin	V <sub>FB</sub>	-0.3 ~ 7	V
Input Voltage to CS Pin	V <sub>SENSE</sub>	-0.3 ~ 7	V
Junction Temperature	TJ	+150	°C
Operating Temperature	T <sub>OPR</sub>	-40 ~ +125	°C
Storage Temperature	T <sub>STG</sub>	-50 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### **OPERATING RANGE**

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>	9~ 24	V

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C, V<sub>DD</sub>=15V, unless otherwise specified)

							1
PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY SECTION						r	n
Start Up Current		I <sub>STR</sub>	$V_{DD} = V_{DD(ON)} - 0.5V$		2.5	20	μA
IC Operating current		I <sub>OP</sub>	V <sub>FB</sub> =3.5V		1.2	2.5	mA
VCC Zener Clamp Voltage	•	VCLAMP	IVCC=20mA	29	31	33	V
UNDER-VOLTAGE LOCK	OUT SECTION						-
Start Threshold Voltage		V <sub>THD(ON)</sub>		12	13.5	15	V
Min. Operating Voltage		V <sub>DD(MIN)</sub>		7	8	9	V
CONTROL SECTION							
V <sub>FB</sub> Open Loop Voltage Le	vel	V <sub>FB-OPEN</sub>		4.9	5.1		V
PWM Input Gain		A <sub>VCS</sub>	$\Delta V_{FB} / \Delta V_{CS}$		3		V/V
Burst-Mode Out FB Voltag	е	V <sub>FB(OUT)</sub>	V <sub>SENSE</sub> =0		1.6		V
Reduce-Frequency end FE	3 Voltage	V <sub>FB(END)</sub>	V <sub>SENSE</sub> =0		2.5		V
Burst-Mode Enter FB Volta	age	V <sub>FB(IN)</sub>	V <sub>SENSE</sub> =0		1.5		V
0.11.1.5	Normal		V <sub>FB</sub> =3.5V	60	65	70	KHz
Switch Frequency	Power-Saving	Fsw	Before enter burst mode	19	22	25	KHz
Duty Cycle		D <sub>MAX</sub>	V <sub>FB</sub> =3.5V, V <sub>SENSE</sub> =0	70	78	85	%
Frequency Hopping		F <sub>J(SW)</sub>			±4		%
Frequency VDD Stability		F <sub>DV</sub>	V <sub>DD</sub> =12V~20V			5	%
Frequency Temperature S	tability	F <sub>DT</sub>	T=-20~100°C		1.5	5	%
Feedback short current	<u> </u>	I <sub>FB</sub>			240		uA
PROTECTION SECTION							
V <sub>CC</sub> Over Voltage Protection	on Threshold	V <sub>OVP</sub>	V <sub>FB</sub> =4.2V	24	26	28	V
FB PIN Over Load Protect		V <sub>OLP</sub>			4.5		V
Over Load Protection Dela		T <sub>Delay</sub>		100	125	150	mS
Soft start time		T <sub>SS</sub>			2.5		mS
CURRENT LIMITING SEC	TION		1				
Peak Current Flat Threshold Voltage		V <sub>CS-F</sub>	V <sub>FB</sub> =4.2V, Duty≥60%	0.85	0.95	1.05	V
Peak Current Valley Thres		V <sub>CS-V</sub>	V <sub>FB</sub> =4.2V, Duty=0%	0.55	0.65	0.75	V
Lead Edge Blanking Time		T <sub>LEB</sub>			220		ns
DRIVER OUTPUT SECTION	ON	220					1
Output Voltage Low State		V <sub>OL</sub>	V <sub>DD</sub> =16V,I <sub>O</sub> =-20mA			0.8	V
Output Voltage High State		V <sub>OH</sub>	V <sub>DD</sub> =16V,I <sub>O</sub> = 20mA	8			V
Output Voltage Rise Time		t <sub>R</sub>	C <sub>L</sub> =1.0nF		100		ns
Output Voltage Fall Time		t <sub>F</sub>	C <sub>L</sub> =1.0nF		60		ns
		-1			-		
Output current of RT pin		I <sub>RT</sub>		100	105	110	uA
Threshold voltage for OTP		V <sub>TH OTP</sub>		1.10	1.15	1.20	V
	ECHNOLOGI				L	<b>y</b>	4 of 10

# OPERATION DESCRIPTION

The **UC3973** devices integrate many useful designs into one controller for low-power switch-mode power supplies. The following descriptions highlight some of the features of the **UC3973** series.

#### Start-up Current

The start-up current is only 2.5µA. Low start-up current allows a start-up resistor with a high resistance and a low-wattage to supply the start-up power for the controller. For AC/DC adaptor with universal input range design, a 2.5~ $3M\Omega$ , 1/8W startup resistor could be used together with a V<sub>DD</sub> capacitor to provide a fast startup and low power dissipation solution.

#### Power-Saving Mode Operation

The proprietary Power-Saving Mode function provides linearly decreasing the switching frequency under light-load conditions for higher efficiency. The feedback voltage, which is sampled from the voltage feedback loop, is taken as the reference. Once the feedback voltage dropped below the threshold voltage, the switching frequency starts to decrease. This Power-Saving Mode function dramatically reduces power consumption under light-load conditions. The 22KHz minimum frequency control also eliminates the audio noise at any loading conditions.

At zero load condition, the magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy. The **UC3973** enter burst mode at standby condition to minimize the switching loss and reduces the standby power consumption. Power supplies using the **UC3973** can easily meet even the strictest regulations regarding standby power consumption.

#### Switch Frequency Set

The maximum switch frequency is fixed to 65KHz. Switch frequency is modulated by output power  $P_{OUT}$  during IC operating. At no load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. So lower switch frequency at lower load, which more and more improve IC's efficiency at light load. At from no load to light load condition, The IC will operate at from Burst mode to Reducing Frequency Mode. The relation curve between  $f_{SW}$  and  $P_{OUT}/P_{OUT}$  (MAX) as followed Fig.1.




Fig.1 The relation curve between  $f_{SW}$  and relative output power  $P_{OUT}/$   $P_{OUT\,(MAX)}$ 



# OPERATION DESCRIPTION (Cont.)

#### **Frequency Hopping For EMI Improvement**

The Frequency hopping is implemented in the IC; there are two oscillators built-in the IC. The first oscillator is to set the normal switching frequency; the switching frequency is modulated with a period signal generated by the 2nd oscillator. The relation between the first oscillator and the 2nd oscillator as followed Fig.2. So the tone energy is evenly spread out, the spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.




Fig.2 Frequency Hopping

#### Built-in Slope Compensation

Built-in slope compensation circuit greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation.

#### Leading-Edge Blanking

Each time the power MOSFET is switched on, a turn-on spike will inevitably occur at the sense-resistor. To avoid premature termination of the switching pulse, a 400ns leading-edge blanking time is built in. Conventional RC filtering can therefore be omitted. During this blanking period, the current-limit comparator is disabled and it cannot switch off the gate driver.

#### **Constant Output Power Limit**

When the SENSE voltage, across the sense resistor  $R_S$ , reaches the threshold voltage, around 0.8V, the output GATE drive will be turned off after a small propagation delay  $t_D$ . This propagation delay will introduce an additional current proportional to  $t_D \times V_{IN}/L_D$ . Since the propagation delay is nearly constant regardless of the input line voltage  $V_{IN}$ . Higher input line voltage will result in a larger additional current and hence the output power limit is also higher than that under low input line voltage. To compensate this variation for wide AC input range, the threshold voltage is adjusted by the  $V_{IN}$  current. Since  $V_{IN}$  pin is connected to the rectified input line voltage through a resistor  $R_{VIN}$ , a higher line voltage will generate higher  $V_{IN}$  current into the  $V_{IN}$  pin. The threshold voltage is decreased if the  $V_{IN}$  current is increased. Smaller threshold voltage, forces the output GATE drive to terminate earlier, thus reduce the total PWM turn-on time and make the output power equal to that of low line input. This proprietary internal compensation ensures a constant output power limit for wide AC input voltage from 90VAC to 264VAC.

#### Under Voltage Lockout (UVLO)

The turn-on and turn-off thresholds of the **UC3973** are fixed internally at  $V_{THD(ON)}/V_{DD(MIN)}$  During start-up, the hold-up capacitor must be charged to  $V_{THD(ON)}$  through the start-up resistor, so that the **UC3973** will be enabled. The hold-up capacitor will continue to supply  $V_{DD}$  until power can be delivered from the auxiliary winding of the main transformer.  $V_{DD}$  must not drop below  $V_{DD(MIN)}$  during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor will be adequate to supply  $V_{DD}$  during start-up.

#### Gate Output

The **UC3973** output stage is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. A good tradeoff is achieved through dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 15V clamp is added for MOSFET gate protection at higher than expected V<sub>DD</sub> input.




# OPERATION DESCRIPTION (Cont.)

### **Protection Controls**

The IC takes on more protection functions such as OVP, OLP and OTP etc. In case of those failure modes for continual blanking time, the driver is shut down. Driver is reset after failure is eliminated.

## Ο٧Ρ

The OVP will shut down the switching of the power MOSFET whenever  $V_{DD} > V_{OVP}$ . The OVP event as followed Fig.3.



## OLP

OLP will shut down driver when V<sub>FB</sub>> V<sub>OLP</sub> for continual a blanking time. The OLP event as followed Fig.4.

## ОТР


OTP will shut down driver when the NTC resistor temperature  $T_J$ >T  $_{(THR)}$ .

### PCB Layout Note

Noise from the current sense or the control signal can cause significant pulse width jitter in continuous-conduction mode, and slope compensation helps alleviate these problems. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the **UC3973**, and increasing the power MOS gate resistance is advised.



# ■ **REFRENCE CIRCUIT** (19.5V / 2.05A)





### BOM

Reference	Component	Reference	Component
BD1	2A_600V	R6, R23	R 1.5MΩ
C1	CC 10NF/1KV	R7, R8	R 47kΩ
C2	ELC 82µF/400V, 105°C, ±20%	R13	R 4.7Ω
C3	CC 1000pF/1KV	R15	R 10Ω
C6	CC 1nF/50V	R16	R 47Ω
C10	ELC 10µF/50V, 105°C, ±20%	R17	R 10kΩ
C7,C46	CC 0.1µF/50V	R18	R 1kΩ
C11	CC 68pF/50V	R20, R21	R 1.5Ω
C41, C43	ELC 680uF/25V, 105°C, ±20%	R22	R 2.7Ω
C45	CC 10NF/50V	R40	R 47Ω
CX1	X-CAP 0.33µF/275VAC	R41	R 820Ω
CY1	Y-CAP 1000pF/400V	R42	R 2.2kΩ
C40	CC 100pF/1KV, SMD1206	R43	R 680Ω
D4	1N4148 0.15A/75V	R45	R 68kΩ
D1	1N4007 1.0A/1000V	R46	R 10kΩ
D3	BAV20WG 1A/200V	T1	RM-8
D5	Schottky 20A/100V	U1	IC UTC <b>UC3973</b>
F1	Fuse 2.0A / 250V	U3	LTV-357-T-C
LF1, LF2	choke	U4	TL431
Q1	10N65 10A/650V		



# TYPICAL CHARACTERISTICS







UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

