


SINGLE D-TYPE LATCH WITH 3-STATE OUTPUT

■ DESCRIPTION

The **U74LVC1G373** device is a single D-type latch designed for 1.65V to 5.5V V_{CC} operation.

This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

\overline{OE} does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



SOT-363

■ FEATURES


- * Wide supply voltage range from 1.65V to 5.5V
- * Inputs accept voltages up to 5.5V
- * I_{OFF} supports partial-power-down mode
- * Low static power consumption; $I_{CC}=10\mu A$ (Max.)

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1G373L-AL6-R	U74LVC1G373G-AL6-R	SOT-363	Tape Reel

U74LVC1G373G-AL6-R 	(1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) AL6: SOT-363 (3) G: Halogen Free and Lead Free, L: Lead Free
---	--	---

■ MARKING



■ PIN CONFIGURATION



■ PIN DESCRIPTION


PIN NO.	PIN NAME	I/O	DESCRIPTION
1	LE	I	Latch Enable; output follows D input when high
2	GND	-	Ground
3	D	I	D latch input
4	Q	O	Q latch output
5	V _{CC}	-	Positive supply
6	OE	I	Active low output enable; Hi-Z output when high

■ FUNCTION TABLE

INPUT(OE)	INPUT(LE)	INPUT(D)	OUTPUT(Q)
L	H	L	L
L	H	H	H
L	L	X	Q ₀
H	X	X	Hi-Z

Note: H: HIGH voltage level, L: LOW voltage level, Q₀: No Change, Hi-Z: High Impedance.

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{CC}		-0.5 ~ +6.5	V
Input Voltage	V_{IN}		-0.5 ~ +6.5	V
Output Voltage	V_{OUT}	Output in the high or low state	-0.5 ~ $V_{CC}+0.5$	V
		Output in the power-off state	-0.5 ~ +6.5	V
Continuous V_{CC} or GND Current	I_{CC}		± 100	mA
Continuous Output Current	I_{OUT}		± 50	mA
Input Clamp Current	I_{IK}	$V_{IN}<0\text{V}$	-50	mA
Output Clamp Current	I_{OK}	$V_{OUT}<0\text{V}$	-50	mA
Storage Temperature Range	T_{STG}		-65 ~ +150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}	Operating	1.65		5.5	V
		Data retention only	1.5			V
Input Voltage	V_{IN}		0		5.5	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Input Transition Rise or Fall Rate	$\Delta t/\Delta v$	$V_{CC}=1.8\text{V}\pm 0.15\text{V}, 2.5\text{V}\pm 0.2\text{V}$			20	ns/V
		$V_{CC}=3.3\text{V}\pm 0.3\text{V}$			10	ns/V
		$V_{CC}=5\text{V}\pm 0.5\text{V}$			5	ns/V
Operating Temperature	T_A		-40		+125	$^\circ\text{C}$

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level Input Voltage	V_{IH}	$V_{CC}=1.8\pm 0.15\text{V}$	$0.65\times V_{CC}$			V
		$V_{CC}=2.5\pm 0.2\text{V}$	1.7			V
		$V_{CC}=3.3\pm 0.3\text{V}$	2			V
		$V_{CC}=5\pm 0.5\text{V}$	$0.7\times V_{CC}$			V
Low-level Input Voltage	V_{IL}	$V_{CC}=1.8\pm 0.15\text{V}$			$0.35\times V_{CC}$	V
		$V_{CC}=2.5\pm 0.2\text{V}$			0.7	V
		$V_{CC}=3.3\pm 0.3\text{V}$			0.8	V
		$V_{CC}=5\pm 0.5\text{V}$			$0.3\times V_{CC}$	V
High-Level Output Voltage	V_{OH}	$V_{CC}=1.65 \sim 5.5\text{V}, I_{OH}=-100\mu\text{A}$	$V_{CC}-0.1$			V
		$V_{CC}=1.65\text{V}, I_{OH}=-4\text{mA}$	1.2			V
		$V_{CC}=2.3\text{V}, I_{OH}=-8\text{mA}$	1.9			V
		$V_{CC}=3.0\text{V}, I_{OH}=-16\text{mA}$	2.4			V
		$V_{CC}=3.0\text{V}, I_{OH}=-24\text{mA}$	2.3			V
		$V_{CC}=4.5\text{V}, I_{OH}=-32\text{mA}$	3.8			V
Low-Level Output Voltage	V_{OL}	$V_{CC}=1.65 \sim 5.5\text{V}, I_{OL}=100\mu\text{A}$			0.1	V
		$V_{CC}=1.65\text{V}, I_{OL}=4\text{mA}$			0.45	V
		$V_{CC}=2.3\text{V}, I_{OL}=8\text{mA}$			0.3	V
		$V_{CC}=3.0\text{V}, I_{OL}=16\text{mA}$			0.4	V
		$V_{CC}=3.0\text{V}, I_{OL}=24\text{mA}$			0.55	V
		$V_{CC}=4.5\text{V}, I_{OL}=32\text{mA}$			0.55	V
Input Leakage Current	$I_{I(\text{LEAK})}$	$V_{CC}=1.65\text{V} \sim 5.5\text{V}$ $V_{IN}=V_{CC}$ or GND			± 1	μA
Power Off Leakage Current	I_{OFF}	$V_{CC}=0\text{V}, V_{IN}$ or $V_{OUT}=5.5\text{V}$			± 10	μA
OFF-state output current	I_{OZ}	$V_{CC}=3.6\text{V}, V_{OUT}=0\sim 5.5\text{V}$			± 5	μA

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Quiescent Supply Current	I _{CC}	V _{CC} =1.65 ~ 5.5V, V _{IN} =V _{CC} or GND, I _{OUT} =0			10	μA
Additional Quiescent Supply Current Per Input Pin	ΔI _{CC}	V _{CC} =3 ~ 5.5V, One input at V _{CC} -0.6V, other inputs at V _{CC} or GND			500	μA
Input Capacitance	C _{IN}	V _{CC} =3.3V, V _{IN} =V _{CC} or GND		3.5		pF
Output Capacitance	C _{OUT}	V _{CC} =3.3V, V _{IN} =V _{CC} or GND		6		pF

■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pulse Duration, CLK High	t _w		3.0			ns
Setup Time, Data Before CLK↓	t _{su}	V _{CC} =1.8±0.15V	2.9			ns
		V _{CC} =2.5±0.2V	2.1			ns
		V _{CC} =3.3±0.3V	1.5			ns
		V _{CC} =5±0.5V	1.5			ns
Hold Time, Data After CLK↓	t _h	V _{CC} =1.8±0.15V	3.0			ns
		V _{CC} =2.5±0.2V	1.5			ns
		V _{CC} =3.3±0.3V	1.5			ns
		V _{CC} =5±0.5V	1.5			ns


■ SWITCHING CHARACTERISTICS (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay from input (D) to output (Q)	t _{PD}	V _{CC} =1.8V±0.15V	2.0		17	ns
		V _{CC} =2.5V±0.2V	1.5		8.5	ns
		V _{CC} =3.3V±0.3V	1.0		6.5	ns
		V _{CC} =5.0V±0.5V	1.0		4.7	ns
Propagation delay from input (LE) to output (Q)		V _{CC} =1.8V±0.15V	2.0		17	ns
		V _{CC} =2.5V±0.2V	1.5		8.0	ns
		V _{CC} =3.3V±0.3V	1.0		6.0	ns
		V _{CC} =5.0V±0.5V	1.0		4.5	ns
Propagation delay from input (OE) to output (Q)	t _{en}	V _{CC} =1.8V±0.15V	2.0		15.2	ns
		V _{CC} =2.5V±0.2V	1.5		13.5	ns
		V _{CC} =3.3V±0.3V	1.0		12	ns
		V _{CC} =5.0V±0.5V	1.0		9.5	ns
Propagation delay from input (OE) to output (Q)	t _{dis}	V _{CC} =1.8V±0.15V	2.0		18.4	ns
		V _{CC} =2.5V±0.2V	1.0		7.9	ns
		V _{CC} =3.3V±0.3V	1.0		6.8	ns
		V _{CC} =5.0V±0.5V	1.0		5.1	ns

■ OPERATING CHARACTERISTICS (f=10MHz, TA=25°C , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	Output enabled	V _{CC} =1.8V		19		pF
		V _{CC} =2.5V		19		pF
		V _{CC} =3.3V		19		pF
		V _{CC} =5V		20		pF
	Output disabled	V _{CC} =1.8V		3		pF
		V _{CC} =2.5V		3		pF
		V _{CC} =3.3V		3		pF
		V _{CC} =5V		4		pF



■ TEST CIRCUIT AND WAVEFORMS



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND



Note: C_L includes probe and jig capacitance.

V_{CC}	V_{IN}	t_R / t_F	V_M	V_{LOAD}	C_L	R_L	V_Δ
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	$30pF$	$1K\Omega$	$0.15V$
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	$30pF$	500Ω	$0.15V$
$3.3V \pm 0.3V$	$3V$	$\leq 2.5ns$	$1.5V$	$6V$	$50pF$	500Ω	$0.3V$
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	$50pF$	500Ω	$0.3V$



PULSE WIDTH

SETUP TIME AND HOLD TIME



PROPAGATION DELAY TIMES

ENABLE AND DISABLE TIMES

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10MHz$, $Z_O = 50\Omega$.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.