

**UNISONIC TECHNOLOGIES CO., LTD** 

# U74CBTLV3251

Preliminary

# LOW-VOLTAGE 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER


#### DESCRIPTION

The **U74CBTLV3251** device is a 1-of-8 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select inputs (S0, S1, S2) control the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable ( $\overline{OE}$ ) input is high.

This device is fully specified for partial-power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



#### FEATURES

\* 5 $\Omega$  Switch Connection Between Two Ports


- \* Rail-to-Rail Switching on Data I/O Ports
- \* IOFF Supports Partial-Power-Down Mode Operation

#### ORDERING INFORMATION

Ordering	Number	Dookogo	Dealing
Lead Free	Halogen Free	Package	Packing
U74CBTLV3251L-S16-R	U74CBTLV3251G-S16-R	SOP-16	Tape Reel
U74CBTLV3251L-R16-R	U74CBTLV3251G-R16-R	SSOP-16	Tape Reel
U74CBTLV3251L-P16-R	U74CBTLV3251G-P16-R	TSSOP-16	Tape Reel


U74CBTLV3251G-S16-R		
	(1)Packing Type	(1) R: Tape Reel
	(2)Package Type	(2) S16: SOP-16, R16: SSOP-16, P16: TSSOP-16
	(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

#### MARKING



# U74CBTLV3251

# PIN CONFIGURATION




#### **FUNCTION TABLE** (each bus switch)

	INP	UTS		FUNCTION
ŌĒ	S2	S1	S0	FUNCTION
L	L	L	L	A port = B1 port
L	L	L	Н	A port = B2 port
L	L	Н	L	A port = B3 port
L	L	Н	Н	A port = B4 port
L	Н	L	L	A port = B5 port
L	Н	L	Н	A port = B6 port
L	Н	Н	L	A port = B7 port
L	Н	Н	Н	A port = B8 port
Н	х	Х	Х	Disconnect




Preliminary

# ■ LOGIC DIAGRAM (positive logic)



## ■ SIMPLIFIED SCHEMATIC (each FET switch)





#### ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	Vcc		-0.5 ~ 4.6	V
Input Voltage	VIN		-0.5 ~ 4.6	V
Continuous Channel Through V <sub>CC</sub> or GND			128	mA
Input Clamp Current	Ік	V <sub>IO</sub> <0	-50	mA
Storage Temperature Range	T <sub>STG</sub>		-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT
	SOP-16		90	°C/W
Junction to Ambient	SSOP-16	θ <sub>JA</sub>	120	°C/W
	TSSOP-16		115	°C/W

#### RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	Vcc		2.3		3.6	V
	N	Vcc=2.3V~2.7V	1.7			V
High-control input voltage	Vін	Vcc=2.7V~3.6V	2			V
	N/	Vcc=2.3V~2.7V			0.7	V
Low-control input voltage	VIL	Vcc=2.7V~3.6V			0.8	V
Operating Temperature	TA		-40		+125	°C

Note: All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

#### ELECTRICAL CHARACTERISTICS (unless otherwise specified)

			тго			Т		5°C T <sub>A</sub> =-40°C~+		125°C		
PARAMET	ER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Digital Input Diode	e Voltage	VIK	V <sub>CC</sub> =3V, I <sub>I</sub> =-18mA				-1.2			-1.2	V	
Input Leakage Cu	rrent	lı	Vcc=3.6V	, VI=VCC o	r GND			±1			±20	μA
Power off Leakag	e Current	I <sub>OFF</sub>	V <sub>CC</sub> =0, V <sub>I</sub>	or $V_0=0$ to	o 3.6V			±20			±50	μA
Quiescent Supply	Current	Icc	V <sub>CC</sub> =3.6V Io=0	V <sub>CC</sub> =3.6V, V <sub>I</sub> = V <sub>CC</sub> or GND,				10			50	μA
Additional Quiescent Supply Current (Note 1)	Control Inputs			V <sub>CC</sub> =3.6V, One input at 3V, Other inputs at V <sub>CC</sub> or GND				300			2000	μA
			V <sub>CC</sub> =2.3V		l₁=64mA		5	8			15	Ω
De sister het or on	4		TYP at	VI=U	l₁=24mA		5	8			15	Ω
Resistor between	two	Б	V <sub>CC</sub> =2.5V	V <sub>I</sub> =1.7V	l <sub>I</sub> =-15mA		27	40			60	Ω
ports (Note 2)		R <sub>ON</sub>	$I_{l}=$		l₁=64mA		5	7			11	Ω
			V <sub>CC</sub> =3V	V <sub>CC</sub> =3V V <sub>I</sub> =0V			5	7			11	Ω
				VI=2.4V	l₁=-15mA		10	15			26	Ω

Notes: 1.This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

2. Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



# Preliminary

## SWITCHING CHARACTERISTICS

See Fig. 1 and Fig. 2 for test circuit and waveforms.

		TEST CONDITIONS	Г	T <sub>A</sub> =25°C			T <sub>A</sub> =-40°C~+125°C			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Propagation Delay From		V <sub>CC</sub> =2.5V±0.2V			0.15			0.3	ns	
Input (A or B) (Note) to Output (B or A)	t <sub>pd</sub>	V <sub>CC</sub> =3.3V±0.3V			0.25			0.5	ns	
Propagation Delay From	(t <sub>PLH</sub> /t <sub>PHL</sub> )	V <sub>CC</sub> =2.5V±0.2V	1		6.1			8.1	ns	
Input (S) to Output (A)		V <sub>CC</sub> =3.3V±0.3V	1		5.3			7.3	ns	
Propagation Delay From		V <sub>CC</sub> =2.5V±0.2V	1		5.4			7.4	ns	
Input (S) to Output (B)	ten	V <sub>CC</sub> =3.3V±0.3V	1		4.8			6.8	ns	
Propagation Delay From	(t <sub>PZL</sub> /t <sub>PZH</sub> )	V <sub>CC</sub> =2.5V±0.2V	1		5.2			7.2	ns	
Input ( $\overline{OE}$ ) to Output (A or B)		V <sub>CC</sub> =3.3V±0.3V	1		4.5			6.5	ns	
Propagation Delay From		V <sub>CC</sub> =2.5V±0.2V	1		4.8			6.8	ns	
Input (S) to Output (B)	t <sub>dis</sub>	V <sub>CC</sub> =3.3V±0.3V	1		4.5			6.5	ns	
Propagation Delay From	(t <sub>PLZ</sub> /t <sub>PHZ</sub> )	V <sub>CC</sub> =2.5V±0.2V	1		6.7			8.2	ns	
Input ( $\overline{OE}$ ) to Output (A or B)		V <sub>CC</sub> =3.3V±0.3V	1		7.2			8.8	ns	

Note: The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

#### ■ **OPERATING CHARACTERISTICS** (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMET	ER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Control	CI	Vo=3V or 0		3		рF
Capacitance	Inputs						
I/O Capacitance	A Port	<b>C</b>	$\sqrt{2}$		40.5		pF
(OFF)	B Port	CIO(OFF)	Vo=3V or 0, OE =Vcc		6		рF




# U74CBTLV3251

#### Preliminary

## CMOS IC

#### TEST CIRCUIT AND WAVEFORMS



- Notes: 1. C<sub>L</sub> includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- 3. All input pulses are supplied by generators having the following characteristics:
- $P_{RR} \le 10MHz$ ,  $Z_0=50\Omega$ ,  $t_r \le 2ns$ ,  $t_f \le 2ns$ .
- 4.  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}.$
- 5. tPZL and tPZH are the same as ten.
- 6.  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  are the same as  $t_{\mathsf{pd}}.$

Load circuitry and voltage waveforms



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

