


U74AVC1T45

CMOS IC

SINGLE-BIT DUAL-SUPPLY
BUS TRANSCEIVER WITH
CONFIGURABLE VOLTAGE
TRANSLATION AND 3-STATE
OUTPUTS

■ DESCRIPTION

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The UTC **U74AVC1T45** is optimized to operate with V_{CCA}/V_{CCB} set at 1.4V to 3.6V. It is operational with V_{CCA}/V_{CCB} as low as 1.2 V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-Voltage, bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.



■ FEATURES


- * V_{CC} Isolation Feature: If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- * Dual Supply Rail Design
- * DIR Input Circuit Referenced to V_{CCA}
- * $\pm 12\text{mA}$ Output Drive at 3.3V
- * I/Os Are 4.6V Over Voltage Tolerant
- * I_{OFF} Supports Partial-Power-Down Mode Operation

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74AVC1T45L-AL6-R	U74AVC1T45G-AL6-R	SOT-363	Tape Reel
U74AVC1T45L-AG6-R	U74AVC1T45G-AG6-R	SOT-26	Tape Reel

U74AVC1T45G-AL6-R 	(1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) AL6: SOT-363, AG6: SOT-26 (3) G: Halogen Free and Lead Free, L: Lead Free
--	--	--

■ MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	V _{CCA}	P	A-port supply voltage. 1.2 V ≤ V _{CCA} ≤ 3.6 V
2	GND	G	Ground
3	A	I/O	Input/output A. Referenced to V _{CCA}
4	B	I/O	Input/output B. Referenced to V _{CCB}
5	DIR	I	Direction control signal
6	V _{CCB}	P	B-port supply voltage. 1.2 V ≤ V _{CCB} ≤ 3.6 V

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{CCA}		-0.5 ~ 4.6	V
Supply Voltage	V_{CCB}		-0.5 ~ 4.6	V
Input Voltage (Note 2)	V_{IN}	I/O ports (A port)	-0.5 ~ 4.6	V
		I/O ports (B port)	-0.5 ~ 4.6	V
		Control Inputs	-0.5 ~ 4.6	V
Voltage Applied to any Output in the High-Impedance or Power Off State (Note 2)	V_{OUT}	A Port	-0.5 ~ 4.6	V
		B Port	-0.5 ~ 4.6	V
Voltage applied to any output in the high or low state (Note 2, 3)	V_{OUT}	A Port	-0.5 ~ $V_{CCA}+0.5$	V
		B Port	-0.5 ~ $V_{CCB}+0.5$	V
Input Clamp Current	I_{IK}	$V_{IN}<0\text{V}$	-50	mA
Output Clamp Current	I_{OK}	$V_{OUT}<0\text{V}$	-50	mA
Continuous Output Current	I_{OUT}		± 50	mA
Continuous current through V_{CCA} , V_{CCB} or GND			± 100	mA
Storage Temperature Range	T_{STG}		-65 ~ +150	$^\circ\text{C}$


Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
 Absolute maximum ratings are stress ratings only and functional device operation is not implied.
 2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 3. The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current ratings are observed.

■ OPERATING CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Input Capacitance	Control Inputs	C_{IN}	$V_{IN}=3.3\text{V}$ or GND, $V_{CCA}=3.3\text{V}$, $V_{CCB}=3.3\text{V}$		2.5			pF	
Input/Output Capacitance	A or B Port	C_{IO}	$V_{IN}=3.3\text{V}$ or GND, $V_{CCA}=3.3\text{V}$, $V_{CCB}=3.3\text{V}$		6			pF	
Power Dissipation Capacitance	A Port Input B Port Output	C_{PDA}	$C_L=0$, $f=10\text{MHz}$ $t_r=t_f=1\text{nS}$	$V_{CCB}=1.2\text{V}$		3		pF	
				$V_{CCB}=1.5\text{V}$		3		pF	
				$V_{CCB}=1.8\text{V}$		3		pF	
				$V_{CCB}=2.5\text{V}$		3		pF	
				$V_{CCB}=3.3\text{V}$		4		pF	
				$V_{CCB}=1.2\text{V}$		13		pF	
				$V_{CCB}=1.5\text{V}$		13		pF	
				$V_{CCB}=1.8\text{V}$		14		pF	
	B Port Input A Port Output	C_{PDB}		$V_{CCB}=2.5\text{V}$		15		pF	
				$V_{CCB}=3.3\text{V}$		15		pF	
				$V_{CCB}=1.2\text{V}$		13		pF	
				$V_{CCB}=1.5\text{V}$		13		pF	
				$V_{CCB}=1.8\text{V}$		14		pF	
				$V_{CCB}=2.5\text{V}$		14		pF	
				$V_{CCB}=3.3\text{V}$		15		pF	
				$V_{CCB}=1.2\text{V}$		3		pF	

Note: Power dissipation capacitance per transceiver.

■ TEST CIRCUIT AND WAVEFORMS



Notes: 1. C_L includes probe and jig capacitance.

2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_O = 50\Omega$, $dv/dt \geq 1$ V/ns.
4. The outputs are measured one at a time, with one transition per measurement.
5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
6. t_{PZL} and t_{PZH} are the same as t_{en} .
7. t_{PLH} and t_{PHL} are the same as t_{pd} .
8. V_{CCI} is the V_{CC} associated with the input port.
9. V_{CCO} is the V_{CC} associated with the output port.

■ DETAILED DESCRIPTION

Overview

The **U74AVC1T45** is single-bit, dual-supply, noninverting voltage level translation. Pin A and direction control pin are support by V_{CCA} and pin B is support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.2V to 3.6V, while the B port can accept I/O voltages from 1.2 to 3.6V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

■ FEATURES DESCRIPTION

Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.2V and 3.6V making the device suitable for translating between any of the voltage nodes (1.2V, 1.8V, 2.5V and 3.3V).

Support High-Speed Translation

U74AVC1T45 can support high data-rate application. The translated signal data rate can be up to 500 Mbps when signal is translated from 1.8V to 3.3V.

I_{OFF} Supports Partial-Power-Down Mode Operation

I_{OFF} will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

■ APPLICATION INFORMATION

The **U74AVC1T45** is single-bit, dual-supply, noninverting voltage level translation. Pin A and direction control pin are support by V_{CCA} and pin B is support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.2V to 3.6V, while the B port can accept I/O voltages from 1.2 to 3.6V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

Enable Times

Calculate the enable times for the **U74AVC1T45** using the following formulas:

- * t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- * t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- * t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- * t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the **U74AVC1T45** initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

■ POWER SUPPLY RECOMMENDATIONS

The **U74AVC1T45** device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.2V to 3.6V and V_{CCB} accepts any supply voltage from 1.2V to 3.6V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage, bidirectional translation between any of the 1.2V, 1.5 V, 1.8V, and 3.3V voltage nodes.

Power-Up Considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

1. Connect ground before any supply voltage is applied.
2. Power up V_{CCA} .
3. V_{CCB} can be ramped up along with or after V_{CCA} .

Table 1. Typical Total Static Power Consumption ($I_{CCA} + I_{CCB}$)

V_{CCB}	V_{CCA}						UNIT
	0V	1.2V	1.5V	1.8V	2.5V	3.3V	
0V	0	<0.5	<0.5	<0.5	<0.5	<0.5	μA
1.2V	<0.5	<1	<1	<1	<1	1	
1.5V	<0.5	<1	<1	<1	<1	1	
1.8V	<0.5	<1	<1	<1	<1	<1	
2.5V	<0.5	1	<1	<1	<1	<1	
3.3V	<0.5	1	<1	<1	<1	<1	

■ TYPICAL APPLICATION CIRCUIT




Figure 1. Unidirectional Logic Level-Shifting Application




Figure 2. Bidirectional Logic Level-Shifting Application

Table 2. Data Transmission: SYSTEM-1 and SYSTEM-2

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	H	OUT	IN	SYSTEM-1 data to SYSTEM-2
2	H	HI-Z	HI-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. (Note)
3	L	HI-Z	HI-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. (Note)
4	L	IN	OUT	SYSTEM-2 data to SYSTEM-1

Note: SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.