

LINEAR INTEGRATED CIRCUIT

HIGH PERFORMANCE CURRENT MODE PWM CONTROLLERS

DESCRIPTION

The UTC **UC1844/1845** are high performance fixed frequency current mode controllers that specifically designed for Off-Line and DC to DC converter applications with minimal external parts count.


The differences between **UC1844** and **UC1845** are the under-voltage lockout thresholds. The **UC1844** ideally suited to off-line applications with UVLO thresholds of $16V_{(ON)}$ and $10V_{(OFF)}$, and **UC1845** has UVLO thresholds of $8.4V_{(ON)}$ and $7.6V_{(OFF)}$ for lower voltage applications.


FEATURES

- * Operation output switching frequency up to 500 kHz
- * Automatic feed forward compensation
- * Latching PWM for cycle-by-cycle current limiting
- * High current totem pole output
- * Internally trimmed reference with under voltage lockout
- * UVLO with hysteresis
- * Low startup and operating current

ORDERING INFORMATION


Ordering Number		Dookogo	Packing	
Lead Free	Halogen Free	Package Pa		
UC1844L-D08-T	UC1844G-D08-T	DIP-8	Tube	
UC1844L-S08-R	UC1844G-S08-R	SOP-8	Tape Reel	
UC1845L-D08-T	UC1845G-D08-T	DIP-8	Tube	
UC1845L-S08-R	UC1845G-S08-R	SOP-8	Tape Reel	






LINEAR INTEGRATED CIRCUIT

MARKING



■ PIN CONFIGURATION




PIN DESCRIPTION

PIN NO	PIN NAME	FUNCTION
1	Compensation	Error amplifier output, this pin is made available for loop compensation.
2	Vfb	Voltage Feedback, the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	Isense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	R _T /C _T	The Oscillator frequency and maximum output duty cycle are programmed by connecting resistor R_T to V_{REF} and capacitor C_T to ground. Operation to 1 MHz is possible.
5	GND	Power ground.
6	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.
7	V _{cc}	Positive supply.
8	V_{REF}	Reference output, provides charging current for capacitor C_T though resistor R_T .



BLOCK DIAGRAM





■ **ABSOLUTE MAXIMUM RATINGS** (T_A=25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Current Sense and Voltage feedback Inputs		V _{IN}	-0.3 ~ +5.5	V
Supply Voltage (Low Impedance Source)		V _{cc}	30	V
Supply Voltage (I _{CC} <30mA)		V _{cc}	Self Limiting	V
Error Amp Output Sink Curren	t	I _{SINK}	10	mA
Output Current, Source or Sink (Note 2)		I _{OUT}	1.0	А
Output Energy (Capacitive Load per cycle)		W	5.0	μJ
Power Dissipation	DIP-8		1250	mW
	SOP-8	P _D	800	mW
Junction Temperature		TJ	+150	°C
Operation Temperature		T _{OPR}	-40 ~ +125	°C
Storage Temperature		T _{STG}	-65 ~ +150	°C

Note: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Maximum package power dissipation limits must be observed.

THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT
hun stiens te Anshienst	DIP-8	θ _{JA}	100	°C/W
Junction to Ambient	SOP-8		156	°C/W

ELECTRICAL CHARACTERISTICS

(T_A=25°C, V_{CC}=15V, R_T=10k, C_T=3.3nF, -40°C \leq T_A \leq +125°C, unless otherwise specified)

PARAMETER PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
REFERENCE SECTION								
Reference Output Voltage		V_{REF}	I _{OUT} =1.0mA,T _J =25°C	4.9	5.0	5.1	V	
Line Regulation		$ riangle V_{OUT}$	V _{CC} =12V ~ 25V		2.0	20	mV	
Load Regulation		$ riangle V_{OUT}$	I _{OUT} =1.0mA ~ 20mA		15	30	mV	
Temperature Stability		ts			0.2		mV/°C	
Total Output Variation over L Load, Temperature	ine,	V_{REF}		4.82		5.18	V	
Output Noise Voltage		e _N	f=10Hz ~ kHz, T _J =25°C		50		μV	
Long Term Stability		S	T _A =125°C for 1000 Hours		5		mV	
Output Short Circuit Current		I _{SC}		-50	-155	-280	mA	
OSCILLATOR SECTION			-					
Oscillator Voltage Swing		Vosc			1.6		V	
Discharge Current		I _{DSG}	V _{OSC} =2.0V, T _J =25°C		10.8		mA	
F		£	TJ=25°C	47	52	57	– kHz	
Frequency		f _{OSC}	-40°C ≤ T _A ≤ +125°C	46		60	KHZ	
Frequency Change with Volta	age	$\Delta f_{OSC} / \Delta V$	V _{CC} =12V ~ 25V		0.2	1.0	%	
Frequency Change with Tem	perature	$\Delta f_{OSC} / \Delta T$	-40°C ≤ T _A ≤ +125°C		5.0		%	
ERROR AMPLIFIER SECTION	ON		-					
Voltage Feedback Input		V _{FB}	V _{OUT} =2.5V	2.42	2.50	2.58	V	
Output Voltage Swing	High	V _{OH}	R_L =15k to ground, V_{FB} =2.3V	5.0	6.2		v	
Output Voltage Swing	Low	V _{OL}	R_L =15k to V_{REF} , V_{FB} =2.7V		0.8	1.1	v	
Output Current	Sink	I _{SINK}	V _{OUT} =1.6V, V _{FB} =2.7V	2.0	12		mA	
Output Current	Source	ISOURCE	V _{OUT} =5.0V, V _{FB} =2.3V	-0.5	-1.0			
Input Bias Current		I _{I(BIAS)}	V _{FB} =2.7V		-0.1	-2.0	μA	
Open Loop Voltage Gain		G _{VO}	V _{OUT} =2.0V ~ 4.0V	65	90		dB	
Power Supply Rejection Ratio		PSRR	V _{CC} =12V ~ 25V	60	70		dB	
Unity Gain Bandwidth		GBw	T _J =25°C	0.7	1.0		MHz	



LINEAR INTEGRATED CIRCUIT

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SENSE SEC	ΓΙΟΝ						
Current Sense Input Voltage Gain (Note 2, 3)		Gv		2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold (Note 2)		V _{I(THR)}		0.9	1.0	1.1	V
Input Bias Current		I _{I(BIAS)}			-2.0	-10	μA
Power Supply Rejection I	Ratio	PSRR	V _{CC} =12V ~ 25V (Note 4)		70		dB
Propagation Delay		t _{PLH(IN/OUT)}			150	300	ns
OUTPUT SECTION		_	_				
	Low	V _{OL}	I _{SINK} =20mA		0.2	0.8	V
Output Valtaga	Low		I _{SINK} =200mA		1.6	2.2	V
Output Voltage	Lligh	V _{он}	I _{SINK} =20mA	11	13.5		V
	High		I _{SINK} =200mA	11	13.4		V
Output Voltage with U _{VLO} Activated		V _{OL(UVLO)}	V _{CC} =6.0V, I _{SINK} =1.0mA		0.7	1.2	V
Output Voltage Rise Time		t _R	C _L =1.0nF, T _J =25°C		50	150	ns
Output Voltage Fall Time		t⊨	C _L =1.0nF, T _J =25°C		50	150	ns
UNDERVOLTAGE LOCH	KOUT SECTI	ON					
Startup Thrashold	UC1844	V _{THR}		14.5	16.0	17.5	V
Startup Threshold	UC1845			7.8	8.4	9.0	V
Minimum Operating	UC1844	N/		8.5	10.0	11.5	V
Voltage After Turn-On	UC1845	V _{CC(MIN)}		7.0	7.6	8.2	V
PWM SECTION		_					_
Duty Quele	MAX	DC _{MAX}		47	48	50	%
Duty Cycle	MIN	DC _{MIN}				0	%
TOTAL DEVICE							_
Power Supply Zener Voltage		Vz	I _{CC} =25mA	30	34		V
Power Supply Current (Note 4)		I _{CC}	Start Up		0.25	0.5	mA
			Operating		12	17	mA
Notes: 1 Low duty cycle	nulsa tachnia	has are used	during test to maintain junctio	n temnera	iture as c	lose to a	mhient

Notes: 1. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

2. This parameter is measured at the latch trip point with V_{FB} =0V.


3. Comparator gain is defined as: ΔV Output Compensation


4. Adjust V_{CC} above the startup threshold before setting to 15V.




LINEAR INTEGRATED CIRCUIT

TYPICAL CHARACTERISTICS






Error Amp Open Loop Gain Phase vs. Frequency 100 0 $V_{CC} = 15V$ $V_{OUT} = 2.0V$ $R_L = 100k$ $T_A = 25^{\circ}C$ 4.0V Open Loop Voltage Gain, G_V (dB) 80 30 Gair Ф 60 60 40 90 Phase 20 120 0 150 180 -20 10 100 1k 10k 100k 1M Frequency, f (Hz)








Output Voltage .T_A = 125°C = 25 Γ⊿ -40°C Vcc 15V 4.0 6.0 8.0 2.0

Error Amp Output Voltage, VOUT (V)





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

