

# U74AHC595B


CMOS IC

## 8-BIT SHIFT REGISTER WITH 3-STATE OUTPUT REGISTERS

### ■ DESCRIPTION

The UTC **U74AHC595B** contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (OE) input is high, all outputs, except Q<sub>H</sub>, are in the high-impedance state.

Both the shift-register clock (SRCLK) and storage-register clock (RCLK) are positive-edge triggered. If both clocks are connected together the shift register always is one clock pulse ahead of the storage register.



### ■ FEATURES


- \* Operation Voltage Range: 2 ~ 5.5V
- \* Shift Register Has Direct Clear
- \* 8-bit Serial-In, Parallel-Out Shift

### ■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74AHC595BL-S16-R	U74AHC595BG-S16-R	SOP-16	Tape Reel
U74AHC595BL-P16-R	U74AHC595BG-P16-R	TSSOP-16	Tape Reel

U74AHC595BG-S16-R	(1) Packing Type (2) Package Type (3) Green Package	(1) R: Tape Reel (2) S16: SOP-16, P16: TSSOP-16 (3) G: Halogen Free and Lead Free, L: Lead Free
-------------------	---	---

### ■ MARKING



■ PIN CONFIGURATION



■ FUNCTION TABLE

FUNCTION	INPUTS					OUTPUTS	
	SRCLK	RCLK	OE	SRCLR	SER	QH'	Qn
A Low-Level on SRCLR only affects the shift registers.	X	X	L	L	X	L	NC
Empty shift register loaded into storage register.	X	↑	L	L	X	L	L
Shift register clear. Parallel outputs in high-impedance OFF-state	X	X	H	L	X	L	Z
Logic high level shifted into the first shift register. Contents of all shift register stages shifted through, e.g. previous state of stage G(internal QG') appears on the serial output(QH').	↑	X	L	H	H	QG'	NC
Contents of shift register stages (internal Qn') are transferred to the storage register and parallel output stages.	X	↑	L	H	X	NC	Qn'
Contents of shift register shifted through. Previous contents of the shift register is transferred to the storage register and the parallel output stages.	↑	↑	L	H	X	QG'	Qn'

Note:H : HIGH voltage level.

L : LOW voltage level.

X : Don't care.


Z : High impedance OFF-state.

NC: No change.


↑ : Low-to-High transition.

↓ : High-to-Low transition.

■ LOGIC DIAGRAM (POSITIVE LOGIC)



■ TIMING DIAGRAM



Note: Implies that the outputs are in 3-State mode.

■ ABSOLUTE MAXIMUM RATING (Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	-0.5 ~ 7.0	V
Input Voltage	V <sub>IN</sub>	-0.5 ~ 7.0	V
Output Voltage (Active Mode)	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> +0.5	V
Input Clamp Current (V <sub>IN</sub> <0)	I <sub>IK</sub>	-20	mA
Output Clamp Current (V <sub>OUT</sub> <0 or V <sub>OUT</sub> >V <sub>CC</sub> )	I <sub>OK</sub> (Note 2)	±20	mA
Output Current	I <sub>OUT</sub>	±25	mA
V <sub>CC</sub> or GND Current	I <sub>CC</sub>	±75	mA
Storage Temperature	T <sub>STG</sub>	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	SOP-16	73	°C/W
	TSSOP-16		108

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	2		5.5	V
Input Voltage	V <sub>IN</sub>	0		5.5	V
Output Voltage	V <sub>OUT</sub>	0		V <sub>CC</sub>	V
Input Transition Rise or Fall Rate V <sub>CC</sub> =3.3±0.3V	Δt/Δv			100	ns/V
V <sub>CC</sub> =5±0.5V				20	ns/V
Operating Temperature	T <sub>A</sub>	-40		+125	°C

## ■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40°C~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> =2V	1.5			1.5			V
		V <sub>CC</sub> =3V	2.1			2.1			
		V <sub>CC</sub> =5.5V	3.85			3.85			
Low-Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> =2V			0.5			0.5	V
		V <sub>CC</sub> =3V			0.9			0.9	
		V <sub>CC</sub> =5.5V			1.65			1.65	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> =2V, I <sub>OH</sub> =-50μA	1.9	2		1.9			V
		V <sub>CC</sub> =3V, I <sub>OH</sub> =-50μA	2.9	3		2.9			
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-50μA	4.4	4.5		4.4			
		V <sub>CC</sub> =3V, I <sub>OH</sub> =-4mA	2.58			2.40			
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-8mA	3.94			3.70			
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> =2V, I <sub>OL</sub> =50μA			0.1			0.1	V
		V <sub>CC</sub> =3V, I <sub>OL</sub> =50μA			0.1			0.1	
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =50μA			0.1			0.1	
		V <sub>CC</sub> =3V, I <sub>OL</sub> =4mA			0.36			0.55	
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =8mA			0.36			0.55	
Input Leakage Current	I <sub>I(LEAK)</sub>	V <sub>CC</sub> =0 ~ 5.5V, I <sub>IN</sub> =5.5V or GND			±0.1			±2	μA
Output Off-State Current	I <sub>OZ</sub>	V <sub>CC</sub> =5.5V, V <sub>IN</sub> =V <sub>CC</sub> or GND, V <sub>OUT</sub> =V <sub>CC</sub> or GND, $\overline{OE} = V_{IH}$ or V <sub>IL</sub>			±0.25			±10	μA
Quiescent Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5.5V, V <sub>IN</sub> =GND or V <sub>CC</sub> , I <sub>OUT</sub> =0			4			80	μA

## ■ DYNAMIC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40°C~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Maximum Clock Frequency	f <sub>max</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF	8	13	5			MHz
			C <sub>L</sub> =50pF	7.5	12	4			MHz
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF	18	33	12			MHz
			C <sub>L</sub> =50pF	16	28	10			MHz
Propagation Delay From Input RCLK to Output QA-QH	t <sub>PLH</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		10	14		16	ns
			C <sub>L</sub> =50pF		12	17		19	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		7	10		12	ns
			C <sub>L</sub> =50pF		8	12		14	ns
	t <sub>PHL</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		11	14		16	ns
			C <sub>L</sub> =50pF		12	17		19	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		7	10		12	ns
			C <sub>L</sub> =50pF		9	12		14	ns
Propagation Delay From Input SRCLK to Output QH'	t <sub>PLH</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		75	115		200	ns
			C <sub>L</sub> =50pF		80	120		210	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		30	50		90	ns
			C <sub>L</sub> =50pF		35	60		100	ns
	t <sub>PHL</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		75	115		200	ns
			C <sub>L</sub> =50pF		80	120		210	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		30	50		90	ns
			C <sub>L</sub> =50pF		35	60		100	ns
Propagation Delay From Input SRCLR to Output QH'	t <sub>PHL</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		80	120		220	ns
			C <sub>L</sub> =50pF		83	125		230	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		26	45		80	ns
			C <sub>L</sub> =50pF		30	50		90	ns
Propagation Delay From Input OE to Output QA-QH	t <sub>PZH</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		10	12		15	ns
			C <sub>L</sub> =50pF		11	15		18.5	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		6	8.6		11	ns
			C <sub>L</sub> =50pF		7	10.6		13	ns
	t <sub>PZL</sub>	V <sub>cc</sub> =3.3±0.3V	C <sub>L</sub> =15pF		9	11.5		15.0	ns
			C <sub>L</sub> =50pF		10	15		18.5	ns
		V <sub>cc</sub> =5±0.5V	C <sub>L</sub> =15pF		6	8.6		11	ns
			C <sub>L</sub> =50pF		7	10.6		13	ns
Propagation Delay From Input OE to Output QA-QH	t <sub>PHZ</sub>	V <sub>cc</sub> =3.3±0.3V			11	15.7		17.5	ns
		V <sub>cc</sub> =5±0.5V			8	10.3		12	ns
	t <sub>PLZ</sub>	V <sub>cc</sub> =3.3±0.3V			9	15.7		17.5	ns
		V <sub>cc</sub> =5±0.5V			7	10.3		12	ns


■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	T <sub>A</sub> =25°C			T <sub>A</sub> =-40°C~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Pulse Duration, SRCLK High or Low	t <sub>W</sub>	V <sub>CC</sub> =3.3±0.3V	5			5			ns
		V <sub>CC</sub> =5±0.5V	5			5			ns
		V <sub>CC</sub> =3.3±0.3V	5			5			ns
		V <sub>CC</sub> =5±0.5V	5			5			ns
		V <sub>CC</sub> =3.3±0.3V	5			5			ns
		V <sub>CC</sub> =5±0.5V	5			5			ns
Setup Time, SER Before SRCLK↑	t <sub>SU</sub>	V <sub>CC</sub> =3.3±0.3V	3.5			3.5			ns
		V <sub>CC</sub> =5±0.5V	3			3			ns
		V <sub>CC</sub> =3.3±0.3V	8			8			ns
		V <sub>CC</sub> =5±0.5V	5			5			ns
		V <sub>CC</sub> =3.3±0.3V	8			8			ns
		V <sub>CC</sub> =5±0.5V	5			5			ns
Setup Time, SRCLR Low Before RCLK↑	t <sub>SU</sub>	V <sub>CC</sub> =3.3±0.3V	3			3			ns
		V <sub>CC</sub> =5±0.5V	2.5			2.5			ns
		V <sub>CC</sub> =3.3±0.3V	3			3			ns
		V <sub>CC</sub> =5±0.5V	2.5			2.5			ns
		V <sub>CC</sub> =3.3±0.3V	1.5			1.5			ns
		V <sub>CC</sub> =5±0.5V	2			2			ns
Hold Time, SER After SRCLK↑	t <sub>H</sub>	V <sub>CC</sub> =3.3±0.3V							
		V <sub>CC</sub> =5±0.5V							

■ OPERATING CHARACTERISTICS (V<sub>CC</sub>=5V, T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>CC</sub> or GND	3	10		pF
Output Capacitance	C <sub>OUT</sub>	V <sub>CC</sub> =5V, V <sub>OUT</sub> =V <sub>CC</sub> or GND		5.5		pF
Power Dissipation Capacitance	C <sub>PD</sub>	No load, f=1MHz		25.2		pF


## ■ TEST CIRCUIT AND WAVEFORMS




TEST	K1	K2
t <sub>PLH</sub> /t <sub>PHL</sub>	Open	Open
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open	Close
t <sub>PLZ</sub> /t <sub>PZL</sub>	Close	Open

t<sub>PD</sub> is the same as t<sub>PHL</sub> and t<sub>PLH</sub>.  
t<sub>en</sub> is the same as t<sub>PZL</sub> and t<sub>PZH</sub>.  
t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>.


Note: CL includes probe and jig capacitance. CL=15pF or 50pF, RL=1KΩ




Voltage Waveforms, Pulse Duration



Voltage Waveforms



Voltage Waveforms Propagation Delays



Voltage Waveforms Propagation Delays

Note: All input pulses are supplied by generators having the following characteristics:

P<sub>RR</sub> ≤ 1MHZ, Z<sub>o</sub> = 50Ω, t<sub>r</sub> ≤ 3ns, t<sub>f</sub> ≤ 3ns.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.