

## 2NN50-SE1

## Power MOSFET

# 2.0A, 500V DUAL N-CHANNEL ENHANCEMENT MODE POWER MOSFET


### DESCRIPTION


The UTC **2NN50-SE1** is a dual N-Channel enhancement mode silicon gate power MOSFET with Fast Body Diode, is designed high voltage, high speed power switching applications such, is designed to have better characteristics, such as fast switching time, low gate charge, low on-state resistance and have a high rugged avalanche characteristics. This power MOSFET is usually used at high speed switching applications in power supplies, PWM motor controls, high efficient AC to DC converters and bridge circuits.

## FEATURES

- \*  $R_{DS(ON)} \le 6.5 \Omega$  @ V<sub>GS</sub>=10V, I<sub>D</sub>=1.0A
- \* Fast body diode MOSFET technology
- \* Fast Switching Speed
- \* Simple Drive Requirement

### SYMBOL






## ORDERING INFORMATION

Ordering Number		Deckera	Pin Assignment							Dealing		
Lead Free	Halogen Free	Package	1	2	3	4	5	6	7	8	Packing	
2NN50L-S08-R	2NN50G-S08-R	SOP-8	S1	G1	S2	G2	D2	D2	D1	D1	D1 Tape Reel	
Note: Pin Assignment: S: Source G: Gate D: Drain												
2NN50G-S08-R (1)Packing Type (2)Package Type (3)Green Package			oe Re SOP- loger	8	e ar	nd Le	ead I	-ree	, L: L	_ead	Free	

## MARKING





#### ■ ABSOLUTE MAXIMUM RATINGS (T<sub>c</sub>=25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT	
Drain-Source Voltage		V <sub>DSS</sub>	500	V	
Gate-Source Voltage		V <sub>GSS</sub>	±30	V	
Drain Current	Continuous	I <sub>D</sub>	2	А	
	Pulsed (Note 2)	I <sub>DM</sub>	4	А	
Peak Diode Recovery dv/dt (Note 4)		dv/dt	2.7	V/ns	
Power Dissipation		PD	2.2	W	
Junction Temperature		TJ	+150	°C	
Storage Temperature		T <sub>STG</sub>	-55 ~ +150	°C	

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3.  $I_{SD} \le 2.0A$ , di/dt  $\le 200A/\mu s$ ,  $V_{DD} \le BV_{DSS}$ , Starting  $T_J = 25^{\circ}C$ 

#### THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT		
Junction to Ambient	θ <sub>JA</sub>	90	°C/W		
Junction to Case	θ <sub>JC</sub>	56.8	°C/W		

Note: Device mounted on FR-4 substrate  $P_C$  board, 2oz copper, with 1inch square copper plate.

#### ■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, unless otherwise specified)


PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS		OTMBOL				1010 0 1	U.I.I
Drain-Source Breakdown Voltage		BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> = 250µA	500			V
Drain-Source Leakage Current		I <sub>DSS</sub>	V <sub>DS</sub> =500V, V <sub>GS</sub> =0V			10	μA
	Forward		V <sub>GS</sub> =30V, V <sub>DS</sub> =0V			100	nA
Gate-Source Leakage Current	Reverse	- I <sub>GSS</sub>	V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V			-100	nA
ON CHARACTERISTICS				_		_	
Gate Threshold Voltage		V <sub>GS(TH)</sub>	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	2.0		4.0	V
Static Drain-Source On-State Resi	stance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =1.0A			6.5	Ω
DYNAMIC CHARACTERISTICS							
Input Capacitance		C <sub>ISS</sub>			140		рF
Output Capacitance		Coss	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1.0 MHz		22		рF
Reverse Transfer Capacitance		C <sub>RSS</sub>			3		рF
SWITCHING CHARACTERISTICS	S						
Total Gate Charge (Note 1)		$Q_{G}$	V <sub>DS</sub> =400V, V <sub>GS</sub> =10V, I <sub>D</sub> =2.0A		10		nC
Gateource Charge		$Q_{GS}$	$I_G = 1$ mA (Note 1, 2)		4		nC
Gate-Drain Charge		$Q_{GD}$			0.9		nC
Turn-on Delay Time (Note 1)		t <sub>D(ON)</sub>			9.2		ns
Rise Time		t <sub>R</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =10V, I <sub>D</sub> =2.0A,		13		ns
Turn-off Delay Time		$t_{D(OFF)}$	R <sub>G</sub> =25Ω (Note 1, 2)		22		ns
Fall-Time		t <sub>F</sub>			37		ns
SOURCE- DRAIN DIODE RATING	GS AND CH	ARACTERIS	TICS				
Maximum Body-Diode Continuous Current		I <sub>S</sub>				2	Α
Maximum Body-Diode Pulsed Cur	rent	I <sub>SM</sub>				4	Α
Drain-Source Diode Forward Volta	ige (Note 1)	$V_{SD}$	I <sub>S</sub> =2.0A , V <sub>GS</sub> =0V			1.4	V
Reverse Recovery Time (Note 1)		trr	I <sub>S</sub> =2.0A , V <sub>GS</sub> =0V		200		ns
Reverse Recovery Charge		Q <sub>rr</sub>	di/dt=100A/µs (Note1)		2.6		μC


Notes: 1. Pulse Test: Pulse width  $\leq$  300µs, Duty cycle  $\leq$  2%.

2. Essentially independent of operating temperature.




## TEST CIRCUITS AND WAVEFORMS









## TEST CIRCUITS AND WAVEFORMS









Switching Waveforms




Gate Charge Test Circuit




Unclamped Inductive Switching Test Circuit



Charge






Unclamped Inductive Switching Waveforms




## **Power MOSFET**

### TYPICAL CHARACTERISTICS



# 2NN50-SE1


## **TYPICAL CHARACTERISTICS (Cont.)**





# 2NN50-SE1

## **TYPICAL CHARACTERISTICS (Cont.)**



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

