


**UT40NP03***Power MOSFET***DUAL MIDDLE POWER MOSFET
(N-CHANNEL/P-CHANNEL)****DESCRIPTION**

The UTC **UT40NP03** incorporates an N-channel MOSFET and a P-channel MOSFET, it uses UTC's advanced technology to provide customers a minimum on-state resistance and high-speed switching, thereby enabling high-density mounting.

The UTC **UT40NP03** is universally applied in high-speed switching, motor driver.


FEATURES*** N-Channel** $R_{DS(on)} \leq 9.0 \text{ m}\Omega @ V_{GS}=10\text{V}, I_D=20\text{A}$ $R_{DS(on)} \leq 12 \text{ m}\Omega @ V_{GS}=4.5\text{V}, I_D=20\text{A}$ *** P-Channel** $R_{DS(on)} \leq 20 \text{ m}\Omega @ V_{GS}=-10\text{V}, I_D=-20\text{A}$ $R_{DS(on)} \leq 38 \text{ m}\Omega @ V_{GS}=-4.5\text{V}, I_D=-20\text{A}$ *** Enhancement mode***** Low on-resistance $R_{DS(on)}$** *** Low gate charge***** Fast Switching and High efficiency****SYMBOL****ORDERING INFORMATION**

Ordering Number		Package	Pin Assignment								Packing
Lead Free	Halogen Free		1	2	3	4	5	6	7	8	
UT40NP03L-P5060-R	UT40NP03G-P5060-R	PDFN5×6	S1	G1	S2	G2	D2	D2	D1	D1	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

UT40NP03G-P5060-R		(1)Packing Type	(1) R: Tape Reel
		(2)Package Type	(2) P5060: PDFN5×6
		(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

■ MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER			SYMBOL	RATINGS		UNIT
				N-CH	P-CH	
Drain-Source Voltage			V_{DSS}	30	-30	V
Gate-Source Voltage			V_{GSS}	± 20	± 20	V
Drain Current	Continuous	$T_C=25^{\circ}\text{C}$	I_D	40	-40	A
	Pulsed		I_{DM}	80	-80	A
Avalanche Energy, Single Pulse			E_{AS}	40	51	mJ
Power Dissipation			P_D	30		W
Junction Temperature			T_J	+150		$^{\circ}\text{C}$
Range of Storage Temperature			T_{STG}	-55 ~ +150		$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
 2. Repetitive Rating: Pulse width limited by maximum junction temperature.
 3. N-Channel: $L=0.1\text{mH}$, $I_{AS}=28.2\text{A}$, $V_{DD}=25\text{V}$, $R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$.
 P-Channel: $L=0.1\text{mH}$, $I_{AS}=-32\text{A}$, $V_{DD}=-25\text{V}$, $R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ_{JA}	65	$^{\circ}\text{C/W}$
Junction to Case	θ_{JC}	4.16 (Note)	$^{\circ}\text{C/W}$

Note: The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

■ ELECTRICAL CHARACTERISTICS ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

N-CHANNEL

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V, V _{GS} =0V			1	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250μA	1.0		3.0	V
Static Drain-Source On-State Resistance (Pulsed)	R _{DS(ON)}	V _{GS} =10V, I _D =20A			9.0	mΩ
		V _{GS} =4.5V, I _D =20A			12	mΩ
DYNAMIC PARAMETERS						
Input Capacitance	C _{ISS}	V _{GS} =0V, V _{DS} =25V, f=1.0MHz		1235		pF
Output Capacitance	C _{OSS}			240		pF
Reverse Transfer Capacitance	C _{RSS}			200		pF
SWITCHING PARAMETERS						
Total Gate Charge (Pulsed)	Q _G	V _{DD} =24V, V _{GS} =4.5V, I _D =40A (Note 1, 2)		25.5		nC
Gate to Source Charge (Pulsed)	Q _{GS}			5.4		nC
Gate to Drain Charge (Pulsed)	Q _{GD}			13.6		nC
Turn-ON Delay Time (Pulsed)	t _{D(ON)}	V _{DD} =15V, V _{GS} =10V, I _D =40A, R _G =3Ω (Note 1, 2)		7.2		ns
Rise Time (Pulsed)	t _R			18		ns
Turn-OFF Delay Time (Pulsed)	t _{D(OFF)}			32		ns
Fall-Time (Pulsed)	t _F			24		ns
SOURCE TO DRAIN DIODE SPECIFICATIONS						
Maximum Continuous Drain-Source Diode Forward Current	I _S				40	A
Maximum Pulsed Drain-Source Diode Forward Current	I _{SM}				80	A
Diode Forward Voltage	V _{SD}	I _S =40A, V _{GS} =0V			1.4	V
Reverse Recovery Time (Note 1)	t _{rr}	I _S =40A , V _{GS} =0V di/dt=100A/μs		245		ns
Reverse Recovery Charge	Q _{rr}			545		nC

Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.
2. Essentially independent of operating temperature.

■ ELECTRICAL CHARACTERISTICS (Cont.)


P-CHANNEL

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =-250μA, V _{GS} =0V	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-30V, V _{GS} =0V			-1	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =-250μA	-1.0		-3.0	V
Static Drain-Source On-State Resistance (Pulsed)	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A			20	mΩ
		V _{GS} =-4.5V, I _D =-20A			38	mΩ
DYNAMIC PARAMETERS						
Input Capacitance	C _{ISS}	V _{GS} =0V, V _{DS} =-25V, f=1.0MHz		1560		pF
Output Capacitance	C _{OSS}			220		pF
Reverse Transfer Capacitance	C _{RSS}			185		pF
SWITCHING PARAMETERS						
Total Gate Charge (Pulsed)	Q _G	V _{DD} =-24V, V _{GS} =-4.5V, I _D =-40A (Note 1, 2)		16		nC
Gate to Source Charge (Pulsed)	Q _{GS}			5		nC
Gate to Drain Charge (Pulsed)	Q _{GD}			8.5		nC
Turn-ON Delay Time (Pulsed)	t _{D(ON)}	V _{DD} =-15V, V _{GS} =-10V, I _D =-40A, R _G =3Ω (Note 1, 2)		8		ns
Rise Time (Pulsed)	t _R			18		ns
Turn-OFF Delay Time (Pulsed)	t _{D(OFF)}			52		ns
Fall-Time (Pulsed)	t _F			32		ns
SOURCE TO DRAIN DIODE SPECIFICATIONS						
Maximum Continuous Drain-Source Diode Forward Current	I _S				-40	A
Maximum Pulsed Drain-Source Diode Forward Current	I _{SM}				-80	A
Diode Forward Voltage	V _{SD}	I _S =-40A, V _{GS} =0V			-1.4	V
Reverse Recovery Time (Note 1)	t _{rr}	I _S =-40A , V _{GS} =0V di/dt=100A/μs		110		ns
Reverse Recovery Charge	Q _{rr}			130		nC


Notes: 1. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$.
2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS


N-CHANNEL




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms




Unclamped Inductive Switching Test Circuit




Unclamped Inductive Switching Waveforms

■ TEST CIRCUITS AND WAVEFORMS


P-CHANNEL




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms









Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms







TYPICAL CHARACTERISTICS

N-CHANNEL









■ TYPICAL CHARACTERISTICS (Cont.)

N-CHANNEL









■ TYPICAL CHARACTERISTICS (Cont.)

P-CHANNEL




TYPICAL CHARACTERISTICS (Cont.)

P-CHANNEL



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.