



## UCA9546

CMOS IC

### 4-CHANNEL I<sup>2</sup>C AND SMBUS SWITCH WITH RESET FUNCTION

#### DESCRIPTION


The UTC **UCA9546** is a quad bidirectional translating switch controlled via the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active-low reset ( $\overline{\text{RESET}}$ ) input allows the UTC **UCA9546** to recover from a situation in which one of the downstream I2C buses is stuck in a low state. Pulling  $\overline{\text{RESET}}$  low resets the I2C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the V<sub>CC</sub> pin can be used to limit the maximum high voltage which is passed by the **UCA9546**. This allows the use of different bus voltages on each pair, so that 1.8V or 2.5V or 3.3V parts can communicate with 5V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5V tolerant.

#### ■ FEATURES

- \* 1-of-4 Bidirectional Translating Switches
- \* I<sup>2</sup>C Bus and SMBus Compatible
- \* Active-Low Reset Input
- \* 3 Address Pins, Allowing up to Eight Devices on the I<sup>2</sup>C Bus
- \* Channel Selection Via I<sup>2</sup>C Bus
- \* Power Up With All Switch Channels Deselected
- \* Low R<sub>ON</sub> Switches
- \* Allows Voltage-Level Translation Between 1.8V, 2.5V, 3.3V, and 5V Buses
- \* No Glitch on Power Up
- \* Supports Hot Insertion
- \* Low Standby Current
- \* Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- \* 5.5V Tolerant Inputs
- \* 0 to 400kHz Clock Frequency




TSSOP-16

## ■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
UCA9546L-P16-R	UCA9546G-P16-R	TSSOP-16	Tape Reel

UCA9546G-P16-R	
<p>(1) Packing Type</p> <p>(2) Package Type</p> <p>(3) Green Package</p>	<p>(1) R: Tape Reel</p> <p>(2) P16: TSSOP-16</p> <p>(3) G: Halogen Free and Lead Free, L: Lead Free</p>

## ■ MARKING




## ■ PIN CONFIGURATION



## ■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	A0	Address input 0. Connect directly to V <sub>CC</sub> or ground
2	A1	Address input 1. Connect directly to V <sub>CC</sub> or ground
3	RESET	Active low reset input. Connect to V <sub>CC</sub> through a pullup resistor, if not used.
4	SD0	Serial data 0. Connect to V <sub>CC</sub> through a pullup resistor
5	SC0	Serial clock 0. Connect to V <sub>CC</sub> through a pullup resistor
6	SD1	Serial data 1. Connect to V <sub>CC</sub> through a pullup resistor
7	SC1	Serial clock 1. Connect to V <sub>CC</sub> through a pullup resistor
8	GND	Ground
9	SD2	Serial data 2. Connect to V <sub>CC</sub> through a pullup resistor
10	SC2	Serial clock 2. Connect to V <sub>CC</sub> through a pullup resistor
11	SD3	Serial data 3. Connect to V <sub>CC</sub> through a pullup resistor
12	SC3	Serial clock 3. Connect to V <sub>CC</sub> through a pullup resistor
13	A2	Address input 2. Connect directly to V <sub>CC</sub> or ground
14	SCL	Serial clock line. Connect to V <sub>CC</sub> through a pullup resistor
15	SDA	Serial data line. Connect to V <sub>CC</sub> through a pullup resistor
16	V <sub>CC</sub>	Supply power

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING ( $T_A=25^{\circ}\text{C}$ , unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
Input Voltage Range (Note 2)	$V_I$	-0.5 ~ 7	V
Input Current	$I_I$	$\pm 20$	mA
Output Current	$I_O$	$\pm 25$	mA
Continuous Current Through $V_{CC}$		$\pm 100$	mA
Continuous Current Through GND		$\pm 100$	mA
Total Power Dissipation	$P_{TOT}$	400	mW
Operating Free-Air Temperature Range	$T_A$	-40 ~ +85	$^{\circ}\text{C}$
Storage Temperature	$T_{STG}$	-65 ~ +150	$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	$\theta_{JA}$	110	$^{\circ}\text{C/W}$

■ RECOMMENDED OPERATING CONDITIONS (NOTE)

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage		$V_{CC}$	2.3		5.5	V
High-Level Input Voltage	SCL, SDA	$V_{IH}$	$0.7 \times V_{CC}$		6	V
	A2-A0, RESET		$0.7 \times V_{CC}$		$V_{CC}+0.5$	V
Low-Level Input Voltage	SCL, SDA	$V_{IL}$	-0.5		$0.3 \times V_{CC}$	V
	A2-A0, RESET		-0.5		$0.3 \times V_{CC}$	V
Operating Free-Air Temperature		$T_A$	-40		+85	$^{\circ}\text{C}$

Note: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

■ ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
Power-On Reset Voltage (Note 2)		V <sub>POR</sub>	No Load, V <sub>I</sub> =V <sub>CC</sub> or GND, V <sub>CC</sub> =V <sub>POR</sub>			1.6		V
Switch Output Voltage		V <sub>pass</sub>	V <sub>CC</sub> =5V	V <sub>SWin</sub> =V <sub>CC</sub> , I <sub>SWout</sub> =-100μA		3.6		V
			V <sub>CC</sub> =4.5V~ 5.5V		2.6		4.5	V
			V <sub>CC</sub> =3.3V			1.9		V
			V <sub>CC</sub> =3V~3.6V		1.6		2.8	V
			V <sub>CC</sub> =2.5V			1.5		V
			V <sub>CC</sub> =2.3V~2.7V		1		2	V
Low-Level Output Current	SCL, SDA	I <sub>OL</sub>	V <sub>CC</sub> =2.3V~5.5V	V <sub>OL</sub> =0.4V	3	7		mA
				V <sub>OL</sub> =0.6V	6	10		mA
Input Leakage	SCL, SDA	I <sub>I</sub>	V <sub>CC</sub> =2.3V~ 5.5V	V <sub>I</sub> =V <sub>CC</sub> or GND			±1	μA
	SC3-SC0, SD3-SD0						±1	μA
	A2-A0						±1	μA
	RESET						±1	μA
Operating Mode	f <sub>SCL</sub> =100kHz	I <sub>CC</sub>	V <sub>CC</sub> =5.5V	V <sub>I</sub> =V <sub>CC</sub> or GND, I <sub>O</sub> =0		55		μA
			V <sub>CC</sub> =3.6V			55		μA
			V <sub>CC</sub> =2.7V			55		μA
Standby Mode	Low Inputs		V <sub>CC</sub> =5.5V	V <sub>I</sub> =GND, I <sub>O</sub> =0		0.2	2	μA
			V <sub>CC</sub> =3.6V			0.1	1.3	μA
			V <sub>CC</sub> =2.7V			0.1	1.1	μA
	High Inputs		V <sub>CC</sub> =5.5V	V <sub>I</sub> =V <sub>CC</sub> , I <sub>O</sub> =0		0.2	2	μA
			V <sub>CC</sub> =3.6V			0.1	1.3	μA
			V <sub>CC</sub> =2.7V			0.1	1.1	μA
Supply-Current Change	SCL, SDA	ΔI <sub>CC</sub>	SCL or SDA Input at 0.6V, Other Inputs at V <sub>CC</sub> or GND			20	50	μA
			SCL or SDA input at V <sub>CC</sub> -0.6V, Other Inputs at V <sub>CC</sub> or GND			20	50	μA
Input Capacitance	A2-A0	C <sub>I</sub>	V <sub>CC</sub> =2.3V~5.5V	V <sub>I</sub> =V <sub>CC</sub> or GND		4.5		pF
	RESET					4.5		pF
Output Capacitance	SCL, SDA	C <sub>IO(OFF)</sub> (Note 3)	V <sub>CC</sub> =2.3V~5.5V	V <sub>I</sub> =V <sub>CC</sub> or GND, Switch OFF		15		pF
	SC3-SC0, SD3-SD0		V <sub>CC</sub> =2.3V~5.5V			6		pF
Switch On-State Resistance		R <sub>ON</sub>	V <sub>CC</sub> =4.5V~5.5V	V <sub>O</sub> =0.4V, I <sub>O</sub> =15mA	4	12	20	Ω
			V <sub>CC</sub> =3V~3.6V		5	15	25	Ω
			V <sub>CC</sub> =2.3V~ 2.7V ,	V <sub>O</sub> =0.4V, I <sub>O</sub> =10mA	7	21	50	Ω

Notes: 1. All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C.

2. The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>POR</sub>. V<sub>CC</sub> must be lowered to 0.2 V to reset the device.

3. C<sub>IO(ON)</sub> depends on internal capacitance and external capacitance added to the SC<sub>n</sub> lines when channels(s) are ON

## ■ I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

(T<sub>A</sub>=25°C, unless otherwise specified) (see Figure 1)

PARAMETER	SYMBOL	STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
I <sup>2</sup> C Clock Frequency	f <sub>scl</sub>	0	100	0	400	kHz
I <sup>2</sup> C Clock High Time	t <sub>sch</sub>	4		0.6		μs
I <sup>2</sup> C Clock Low Time	t <sub>scl</sub>	4.7		1.3		μs
I <sup>2</sup> C Spike Time	t <sub>sp</sub>		50		50	ns
I <sup>2</sup> C Serial-Data Setup Time	t <sub>sds</sub>	250		100		ns
I <sup>2</sup> C Serial-Data Hold Time	t <sub>sdh</sub>	0 (Note 1)		0 (Note 1)		μs
I <sup>2</sup> C Input Rise Time	t <sub>icr</sub>		1000		300	ns
I <sup>2</sup> C Input Fall Time	t <sub>icf</sub>		300		300	ns
I <sup>2</sup> C Output Fall Time	t <sub>ocf</sub>		300		300	ns
I <sup>2</sup> C Bus Free Time between Stop and Start	t <sub>buf</sub>	4.7		1.3		μs
I <sup>2</sup> C Start or Repeated Start Condition Setup	t <sub>sts</sub>	4.7		0.6		μs
I <sup>2</sup> C Start or Repeated Start Condition Hold	t <sub>sth</sub>	4		0.6		μs
I <sup>2</sup> C Stop Condition Setup	t <sub>sps</sub>	4		0.6		μs
Valid-Data Time (High to Low) (Note 2)	SCL Low to SDA Output Low Valid	t <sub>vdL(Data)</sub>	1		1	μs
Valid-Data Time (Low to High) (Note 2)	SCL Low to SDA Output High Valid	t <sub>vdH(Data)</sub>	0.6		0.6	μs
Valid-Data Time of ACK Condition	ACK Signal from SCL Low to SDA Output Low	t <sub>vd(ack)</sub>	1		1	μs

Notes: 1. A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

2. Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 1).

## ■ SWITCHING CHARACTERISTICS (T<sub>A</sub>=25°C, unless otherwise specified)

(C<sub>L</sub> ≤ 100pF, unless otherwise specified) (see Figure 1).


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay From Input (SDA or SCL) to Output (SDn or SCn)	t <sub>PD</sub>	V <sub>CC</sub> =2.3V, C <sub>L</sub> =50pF		12	25	ns
		V <sub>CC</sub> =5.5V, C <sub>L</sub> =50pF		6	11	ns

## ■ INTERRUPT AND RESET TIMING REQUIREMENTS (T<sub>A</sub>=25°C, unless otherwise specified)



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pulse Duration, $\overline{\text{RESET}}$ Low	t <sub>WL</sub>		6			ns
$\overline{\text{RESET}}$ Time (SDA Clear)	t <sub>rst</sub> (Note 1)				500	ns
Recovery Time from $\overline{\text{RESET}}$ to Start	t <sub>REC(STA)</sub>		0			ns

Note: t<sub>rst</sub> is the propagation delay measured from the time the  $\overline{\text{RESET}}$  pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.

## ■ PARAMETER MEASUREMENT INFORMATION



## I<sup>2</sup>C Port Load Configuration



## Voltage Waveforms

Notes 1.  $C_L$  includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{MHz}$ ,  $Z_0 = 50\Omega$ ,  $t_r/t_f = 30\text{ns}$ .

3. The outputs are measured one at a time, with one transition per measurement.

### Figure 1. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



### Figure 2. Reset Timing

### Figure 3. Typical Application

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.