


# U74HCT164

CMOS IC

HIGH-SPEED CMOS LOGIC  
8-BIT SERIAL-IN,  
PARALLEL-OUT SHIFT  
REGISTER



SOP-14U

## ■ DESCRIPTION

The **U74HCT164** is an 8-bit serial-in/parallel-out shift register. The logical AND of the DSA and DSB enters into Q0 and shifts one place to right on each LOW-to-HIGH transition of the clock (CP). A low level on the master reset (MR) input clears all the registers asynchronously and force all outputs LOW.

## ■ FEATURES


- \* Buffered inputs
- \* Asynchronous reset
- \* Balanced propagation delay and transition times
- \* Significant power reduction
- \* Wide operating temp range: -40°C to +125°C

## ■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74HCT164L-UEA-R	U74HCT164G-UEA-R	SOP-14U	Tape Reel

U74HCT164G-UEA-R 	(1)R: Tape Reel (2)UEA: SOP-14U (3)G: Halogen Free and Lead Free, L: Lead Free
----------------------	--

## ■ MARKING



### ■ PIN CONFIGURATION



### ■ FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUTS	
RESET (CLEAR)	MR	CP	DSA	DSB	Q <sub>0</sub>	Q <sub>1</sub> – Q <sub>7</sub>
Shift	L	X	X	X	L	L - L
	H	↑	I	I	L	q <sub>0</sub> – q <sub>6</sub>
	H	↑	I	h	L	q <sub>0</sub> – q <sub>6</sub>
	H	↑	h	I	L	q <sub>0</sub> – q <sub>6</sub>
	H	↑	h	h	H	q <sub>0</sub> – q <sub>6</sub>

Notes: H = High voltage level.

L = Low voltage level.

h = High voltage level one set-up time prior to the low-to-high clock transition.


I = Low voltage level one set-up time prior to the low-to-high clock transition.

X = Don't care.

↑ = Transition from low to high level.

q<sub>n</sub> = Lower case letters indicate the state of the referenced input one set-up time prior to the low-to-high clock transition.

### ■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS			UNIT
Supply Voltage	V <sub>CC</sub>		-0.5 ~ 7			V
Input Voltage	V <sub>IN</sub>		0 ~ V <sub>CC</sub>			V
Output Voltage (Active Mode)	V <sub>OUT</sub>		0 ~ V <sub>CC</sub>			V
Input Clamp Current	I <sub>IK</sub>	V <sub>IN</sub> < 0V or V <sub>IN</sub> > V <sub>CC</sub>	±20			mA
Output Clamp Current	I <sub>OK</sub>	V <sub>OUT</sub> < 0V or V <sub>OUT</sub> > V <sub>CC</sub>	±20			mA
Continuous Output Current	I <sub>OUT</sub>	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	±25			mA
Continuous Current Through V <sub>CC</sub> or GND	I <sub>CC</sub>		±50			mA
Storage Temperature	T <sub>STG</sub>		-65 ~ +150			°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING CONDITIONS (Unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V <sub>CC</sub>		4.5		5.5	V
Input Voltage	V <sub>IN</sub>		0		V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>		0		V <sub>CC</sub>	V
Input Transition Rise and Fall Time	t <sub>R</sub> / t <sub>F</sub>	V <sub>CC</sub> =4.5~5.5V			500	ns
Operating Temperature	T <sub>A</sub>		-40		+125	°C

■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS (Note 1)	T <sub>A</sub> =25°C			T <sub>A</sub> =-40~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High Level Input Voltage	V <sub>IH</sub>	V <sub>CC</sub> =4.5V~5.5V	2			2			V
Low Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> =4.5V~5.5V			0.8			0.8	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-20μA	4.4			4.4			V
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> =-4mA	3.98			3.7			V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> =4.5V, I <sub>OL</sub> =20μA			0.1			0.1	V
		V <sub>CC</sub> =4.5V, I <sub>OL</sub> =4mA			0.26			0.4	V
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> =5.5V, V <sub>I</sub> =V <sub>CC</sub> or GND			±0.1			±1	μA
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5.5V, V <sub>I</sub> =V <sub>CC</sub> or GND			8			160	μA
Additional Quiescent Supply Current (Note 2, 3)	ΔI <sub>CC</sub>	V <sub>CC</sub> =4.5V~5.5V			360			490	μA

Notes: 1. V<sub>I</sub> = V<sub>IH</sub> or V<sub>IL</sub>, unless otherwise specified.

2. This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

3. Inputs held at V<sub>CC</sub> – 2.1.

■ TIMING REQUIREMENTS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	T <sub>A</sub> =25°C			T <sub>A</sub> =-40~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Maximum Clock Frequency	f <sub>MAX</sub>	V <sub>CC</sub> =4.5V	27			18			MHz
MR Pulse Width	t <sub>W</sub>	V <sub>CC</sub> =4.5V	18			27			ns
CP Pulse Width	t <sub>W</sub>	V <sub>CC</sub> =4.5V	18			27			ns
Set-up Time	t <sub>SU</sub>	V <sub>CC</sub> =4.5V	12			18			ns
Hold Time	t <sub>H</sub>	V <sub>CC</sub> =4.5V	4			4			ns
MR to Clock Removal Time	t <sub>REM</sub>	V <sub>CC</sub> =4.5V	16			24			ns

■ SWITCHING CHARACTERISTICS (t<sub>r</sub>, t<sub>f</sub>=6ns, C<sub>L</sub>=50pF, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	T <sub>A</sub> =25°C			T <sub>A</sub> =-40~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay from input (CP) to output (Q)	t <sub>PLH</sub> , t <sub>PHL</sub>	V <sub>CC</sub> =4.5V			36			54	ns
		V <sub>CC</sub> =5V		15 (Note 1)					ns
Propagation delay from input (MR) to output (Q)	t <sub>PLH</sub> , t <sub>PHL</sub>	V <sub>CC</sub> =4.5V			38			57	ns
		V <sub>CC</sub> =5V		16 (Note 1)					ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	V <sub>CC</sub> =4.5V			15			22	ns


■ OPERATING CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C <sub>IN</sub>			3.5		pF
Power Dissipation Capacitance (Note 2)	C <sub>PD</sub>	V <sub>CC</sub> =5V		49		pF

Notes : 1. C<sub>L</sub>=15pF.

2. C<sub>PD</sub> is used to determine the dynamic power consumption, per device.


## TEST CIRCUIT AND WAVEFORMS




Note:  $C_L$  includes probe and jig capacitance.

Table 1. Test Data

TEST	INPUT		Load $C_L$
	$V_I$	$t_r, t_f$	
$t_{PLH}, t_{PHL}$	3V	6ns	15pF, 50pF



Pulse Duration



Setup Time and Hold Times

Table 2. Measurement points

INPUT	OUTPUT		
$V_M$	$V_M$	$V_x$	$V_y$
1.3V	1.3V	$0.1 \times V_{CC}$	$0.9 \times V_{CC}$

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.