

## U74AVC1T45B


Preliminary

CMOS IC

SINGLE-BIT DUAL-SUPPLY  
BUS TRANSCEIVER WITH  
CONFIGURABLE VOLTAGE  
TRANSLATION AND 3-STATE  
OUTPUTS

#### ■ DESCRIPTION

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The UTC **U74AVC1T45B** is optimized to operate with  $V_{CCA}/V_{CCB}$  set at 1.4V to 3.6V. It is operational with  $V_{CCA}/V_{CCB}$  as low as 0.8V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 0.8V to 3.6V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 0.8V to 3.6V. This allows for universal low-Voltage, bidirectional translation between any of the 0.8V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.




#### ■ FEATURES


- \*  $V_{CC}$  Isolation Feature: If Either  $V_{CC}$  Input Is at GND, Both Ports Are in the High-Impedance State
- \* Dual Supply Rail Design
- \* DIR Input Circuit Referenced to  $V_{CCA}$
- \*  $\pm 12mA$  Output Drive at 3.3V
- \* I/Os Are 4.6V Over Voltage Tolerant
- \*  $I_{OFF}$  Supports Partial-Power-Down Mode Operation

#### ■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74AVC1T45BL-AG6-R	U74AVC1T45BG-AG6-R	SOT-26	Tape Reel
U74AVC1T45BL-AL6-R	U74AVC1T45BG-AL6-R	SOT-363	Tape Reel

 U74AVC1T45BG-AG6-R	(1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) AG6: SOT-26, AL6: SOT-363 (3) G: Halogen Free and Lead Free, L: Lead Free
---	--	--

■ MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	DESCRIPTION
1	V <sub>CCA</sub>	P	A-port supply voltage. 0.8V ≤ V <sub>CCA</sub> ≤ 3.6V
2	GND	G	Ground
3	A	I/O	Input/output A. Referenced to V <sub>CCA</sub>
4	B	I/O	Input/output B. Referenced to V <sub>CCB</sub>
5	DIR	I	Direction control signal
6	V <sub>CCB</sub>	P	B-port supply voltage. 0.8V ≤ V <sub>CCB</sub> ≤ 3.6V

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING ( $T_A=25^\circ\text{C}$ , unless otherwise specified) (Note 1)

PARAMETER	SYMBOL	TEST CONDITIONS	RATINGS	UNIT
Supply Voltage	$V_{CCA}$		-0.5 ~ 4.6	V
Supply Voltage	$V_{CCB}$		-0.5 ~ 4.6	V
Input Voltage (Note 2)	$V_{IN}$	I/O ports (A port)	-0.5 ~ 4.6	V
		I/O ports (B port)	-0.5 ~ 4.6	V
		Control Inputs	-0.5 ~ 4.6	V
Voltage Applied to any Output in the High-Impedance or Power Off State (Note 2)	$V_{OUT}$	A Port	-0.5 ~ 4.6	V
		B Port	-0.5 ~ 4.6	V
Voltage applied to any output in the high or low state (Note 2, 3)	$V_{OUT}$	A Port	-0.5 ~ $V_{CCA}+0.5$	V
		B Port	-0.5 ~ $V_{CCB}+0.5$	V
Input Clamp Current	$I_{IK}$	$V_{IN}<0\text{V}$	-50	mA
Output Clamp Current	$I_{OK}$	$V_{OUT}<0\text{V}$	-50	mA
Continuous Output Current	$I_{OUT}$		$\pm 50$	mA
			$\pm 100$	mA
Storage Temperature Range	$T_{STG}$		-65 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.  
     Absolute maximum ratings are stress ratings only and functional device operation is not implied.  
     2. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
     3. The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current ratings are observed.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Supply Voltage		V <sub>CCA</sub>		0.8		3.6	V	
Supply Voltage		V <sub>CCB</sub>		0.8		3.6	V	
High-Level Input Voltage	Data Inputs	V <sub>IH</sub>	V <sub>CCI</sub> =0.8V	V <sub>CCI</sub> ×0.8			V	
			V <sub>CCI</sub> =1.2~1.95V	V <sub>CCI</sub> ×0.65			V	
			V <sub>CCI</sub> =1.95V~2.7V	1.6			V	
			V <sub>CCI</sub> =2.7V~3.6V	2			V	
	DIR (Referenced to V <sub>CCA</sub> )		V <sub>CCI</sub> =0.8V	V <sub>CCA</sub> ×0.7			V	
			V <sub>CCI</sub> =1.2V~1.95V	V <sub>CCA</sub> ×0.65			V	
			V <sub>CCI</sub> =1.95V~2.7V	1.6			V	
			V <sub>CCI</sub> =2.7V~3.6V	2.3			V	
Low-Level Input Voltage	Data Inputs	V <sub>IL</sub>	V <sub>CCI</sub> =0.8V			V <sub>CCI</sub> ×0.2	V	
			V <sub>CCI</sub> =1.2V~1.95V			V <sub>CCI</sub> ×0.35	V	
			V <sub>CCI</sub> =1.95V~2.7V			0.7	V	
			V <sub>CCI</sub> =2.7V~3.6V			0.8	V	
	DIR (Referenced to V <sub>CCA</sub> )		V <sub>CCI</sub> =0.8V			V <sub>CCA</sub> ×0.3	V	
			V <sub>CCI</sub> =1.2V~1.95V			V <sub>CCA</sub> ×0.35	V	
			V <sub>CCI</sub> =1.95V~2.7V			0.7	V	
			V <sub>CCI</sub> =2.7V~3.6V			0.8	V	
Input Voltage		V <sub>IN</sub>		0		3.6	V	
Output Voltage	Active State	V <sub>OUT</sub>		0		V <sub>CCO</sub>	V	
	3-State			0		3.6	V	
Input Transition Rise or Fall Rate		Δt/Δv				5	ns/V	
Operating Temperature		T <sub>A</sub>		-40		+85	°C	

Notes: 1. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.

2. V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

3. All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation.

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ <sub>JA</sub>	230	°C/W
Junction to Case	θ <sub>JC</sub>	90	°C/W

## ■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40°C~+85°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Output Voltage	VOH	Vi=VIH	VCCA=0.8V~3.6V VCCB=0.8V~3.6V IOH=-100µA	Vcco -0.2		Vcco -0.2			V
			VCCA=1.2V, VCCB=1.2V IOH=-3mA	0.85		0.85			V
			VCCA=1.4V, VCCB=1.4V IOH=-6mA	1.05		1.05			V
			VCCA=1.65V, VCCB=1.65V IOH=-8mA	1.2		1.2			V
			VCCA=2.3V, VCCB=2.3V IOL=-9mA	1.75		1.75			V
			VCCA=3V, VCCB=3V IOL=12mA	2.3		2.3			V
Low-Level Output Voltage	VOL	Vi=VIL	VCCA=0.8V~3.6V VCCB=0.8V~3.6V IOL=100µA		0.2			0.2	V
			VCCA=1.2V, VCCB=1.2V IOL=3mA		0.25			0.25	V
			VCCA=1.4V, VCCB=1.4V IOL=6mA		0.35			0.35	V
			VCCA=1.65V, VCCB=1.65V IOL=8mA		0.45			0.45	V
			VCCA=2.3V, VCCB=2.3V IOL=9mA		0.55			0.55	V
			VCCA=3V, VCCB=3V IOL=12mA		0.7			0.7	V

## ■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40°C~+85°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
Input Leakage Current	DIR	I <sub>I</sub>	V <sub>I</sub> =V <sub>CCA</sub> or GND, V <sub>CCA</sub> =0.8V~3.6V, V <sub>CCB</sub> =0.8V~3.6V	-0.25		0.25	-1		1	µA
Power OFF Leakage Current	A Port	I <sub>OFF</sub>	V <sub>IN</sub> or V <sub>OUT</sub> =0~3.6V, V <sub>CCA</sub> =0V, V <sub>CCB</sub> =0V~3.6V	-1		1	-5		5	µA
	B Port		V <sub>IN</sub> or V <sub>OUT</sub> =0~3.6V, V <sub>CCA</sub> =0V~3.6V, V <sub>CCB</sub> =0V	-1		1	-5		5	µA
Output OFF-State Current	A Port	I <sub>OZ</sub>	V <sub>OUT</sub> =V <sub>CCO</sub> or GND, V <sub>IN</sub> =V <sub>CCI</sub> or GND, V <sub>CCA</sub> =0V, V <sub>CCB</sub> =3.6V	-2.5		2.5	-5		5	µA
	B Port		V <sub>OUT</sub> =V <sub>CCO</sub> or GND, V <sub>IN</sub> =V <sub>CCI</sub> or GND, V <sub>CCA</sub> =3.6V, V <sub>CCB</sub> =0V	-2.5		2.5	-5		5	µA
Supply A Current		I <sub>CCA</sub>	V <sub>IN</sub> =V <sub>CCI</sub> or GND, I <sub>OUT</sub> =0A	V <sub>CCA</sub> =0.8V~3.6V V <sub>CCB</sub> =0.8V~3.6V		10			12	µA
				V <sub>CCA</sub> =0V, V <sub>CCB</sub> =3.6V		-2			-8	µA
				V <sub>CCA</sub> =3.6V, V <sub>CCB</sub> =0V		10			12	µA
Supply B Current		I <sub>CCB</sub>	V <sub>IN</sub> =V <sub>CCI</sub> or GND, I <sub>OUT</sub> =0A	V <sub>CCA</sub> =0.8V~3.6V, V <sub>CCB</sub> =0.8V~3.6V		10			12	µA
				V <sub>CCA</sub> =0V, V <sub>CCB</sub> =3.6V		10			12	µA
				V <sub>CCA</sub> =3.6V, V <sub>CCB</sub> =0V		-2			-8	µA
Supply A Current Plus Supply B Current	I <sub>CCA</sub> +I <sub>CCB</sub>	V <sub>IN</sub> =V <sub>CCI</sub> or GND, I <sub>OUT</sub> =0A	V <sub>CCA</sub> =0.8V~3.6V, V <sub>CCB</sub> =0.8V~3.6V			20			24	µA

Notes: 1. V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

2. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.

## ■ SWITCHING CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay From Input (A) to Output (B)	$t_{PLH}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	100		ns
			$V_{CCB}=1.2V$	88		ns
			$V_{CCB}=1.5V$	79		ns
			$V_{CCB}=1.8V$	70		ns
			$V_{CCB}=2.5V$	49		ns
			$V_{CCB}=3.3V$	25		ns
Propagation Delay From Input (B) to Output (A)	$t_{PHL}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	100		ns
			$V_{CCB}=1.2V$	95		ns
			$V_{CCB}=1.5V$	91		ns
			$V_{CCB}=1.8V$	87		ns
			$V_{CCB}=2.5V$	78		ns
			$V_{CCB}=3.3V$	70		ns
Propagation Delay From Input (A) to Output (B)	$t_{PHL}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	100		ns
			$V_{CCA}=1.2V$	95		ns
			$V_{CCA}=1.5V$	91		ns
			$V_{CCA}=1.8V$	87		ns
			$V_{CCA}=2.5V$	78		ns
			$V_{CCA}=3.3V$	70		ns
Propagation Delay From Input (B) to Output (A)	$t_{PHL}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	100		ns
			$V_{CCA}=1.2V$	88		ns
			$V_{CCA}=1.5V$	79		ns
			$V_{CCA}=1.8V$	70		ns
			$V_{CCA}=2.5V$	49		ns
			$V_{CCA}=3.3V$	25		ns
Propagation Delay From Input (DIR) to Output (A)	$t_{PHZ}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	68		ns
			$V_{CCB}=1.2V$	68		ns
			$V_{CCB}=1.5V$	68		ns
			$V_{CCB}=1.8V$	68		ns
			$V_{CCB}=2.5V$	68		ns
			$V_{CCB}=3.3V$	68		ns
Propagation Delay From Input (DIR) to Output (B)	$t_{PLZ}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	65		ns
			$V_{CCB}=1.2V$	58		ns
			$V_{CCB}=1.5V$	52		ns
			$V_{CCB}=1.8V$	46		ns
			$V_{CCB}=2.5V$	33		ns
			$V_{CCB}=3.3V$	20		ns
Propagation Delay From Input (DIR) to Output (A)	$t_{PLZ}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	68		ns
			$V_{CCA}=1.2V$	61		ns
			$V_{CCA}=1.5V$	55		ns
			$V_{CCA}=1.8V$	49		ns
			$V_{CCA}=2.5V$	36		ns
			$V_{CCA}=3.3V$	23		ns
Propagation Delay From Input (DIR) to Output (B)	$t_{PLZ}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	65		ns
			$V_{CCA}=1.2V$	60		ns
			$V_{CCA}=1.5V$	56		ns
			$V_{CCA}=1.8V$	52		ns
			$V_{CCA}=2.5V$	44		ns
			$V_{CCA}=3.3V$	35		ns

## ■ SWITCHING CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay From Input (DIR) to Output (A)	$t_{PZL}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	130		ns
			$V_{CCB}=1.2V$	50		ns
			$V_{CCB}=1.5V$	25		ns
			$V_{CCB}=1.8V$	20		ns
			$V_{CCB}=2.5V$	20		ns
			$V_{CCB}=3.3V$	20		ns
Propagation Delay From Input (DIR) to Output (B)	$t_{PZH}$	$V_{CCA}=0.8V$	$V_{CCB}=0.8V$	130		ns
			$V_{CCB}=1.2V$	118		ns
			$V_{CCB}=1.5V$	109		ns
			$V_{CCB}=1.8V$	100		ns
			$V_{CCB}=2.5V$	79		ns
			$V_{CCB}=3.3V$	58		ns
Propagation Delay From Input (DIR) to Output (A)	$t_{PZL}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	130		ns
			$V_{CCA}=1.2V$	70		ns
			$V_{CCA}=1.5V$	65		ns
			$V_{CCA}=1.8V$	65		ns
			$V_{CCA}=2.5V$	65		ns
			$V_{CCA}=3.3V$	70		ns
Propagation Delay From Input (DIR) to Output (B)	$t_{PZH}$	$V_{CCB}=0.8V$	$V_{CCA}=0.8V$	130		ns
			$V_{CCA}=1.2V$	110		ns
			$V_{CCA}=1.5V$	95		ns
			$V_{CCA}=1.8V$	80		ns
			$V_{CCA}=2.5V$	45		ns
			$V_{CCA}=3.3V$	10		ns








■ OPERATING CHARACTERISTICS ( $T_A=25^\circ\text{C}$ , unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Input Capacitance	Control Inputs	$C_{IN}$	$V_{IN}=3.3\text{V}$ or GND, $V_{CCA}=3.3\text{V}$ , $V_{CCB}=3.3\text{V}$		2.5			pF	
Input/Output Capacitance	A or B Port	$C_{IO}$	$V_{IN}=3.3\text{V}$ or GND, $V_{CCA}=3.3\text{V}$ , $V_{CCB}=3.3\text{V}$		6			pF	
Power Dissipation Capacitance	A Port Input B Port Output	$C_{PDA}$	$C_L=0$ , $f=10\text{MHz}$ $t_r=t_f=1\text{nS}$	$V_{CCB}=1.2\text{V}$		3		pF	
				$V_{CCB}=1.5\text{V}$		3		pF	
				$V_{CCB}=1.8\text{V}$		3		pF	
				$V_{CCB}=2.5\text{V}$		3		pF	
				$V_{CCB}=3.3\text{V}$		4		pF	
				$V_{CCB}=1.2\text{V}$		13		pF	
				$V_{CCB}=1.5\text{V}$		13		pF	
				$V_{CCB}=1.8\text{V}$		14		pF	
	B Port Input A Port Output	$C_{PDB}$		$V_{CCB}=2.5\text{V}$		15		pF	
				$V_{CCB}=3.3\text{V}$		15		pF	
				$V_{CCB}=1.2\text{V}$		13		pF	
				$V_{CCB}=1.5\text{V}$		13		pF	
				$V_{CCB}=1.8\text{V}$		14		pF	
				$V_{CCB}=2.5\text{V}$		14		pF	
				$V_{CCB}=3.3\text{V}$		15		pF	
				$V_{CCB}=1.2\text{V}$		3		pF	

Note: Power dissipation capacitance per transceiver.



## ■ TEST CIRCUIT AND WAVEFORMS



TEST	S1
t <sub>PD</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

Load Circuit

V <sub>CCO</sub>	C <sub>L</sub>	R <sub>L</sub>	V <sub>TP</sub>
1.2V±0.1V	15pF	2kΩ	0.1V
1.5V±0.1V	15pF	2kΩ	0.1V
1.8V±0.15V	15pF	2kΩ	0.15V
2.5V±0.2V	15pF	2kΩ	0.15V
3.3V±0.3V	15pF	2kΩ	0.3V



Notes:

- 1. C<sub>L</sub> includes probe and jig capacitance.

- 2. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- 3. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50Ω, dv/dt ≥ 1 V/ns.
- 4. The outputs are measured one at a time, with one transition per measurement.
- 5. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- 6. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- 7. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>PD</sub>.
- 8. V<sub>CC</sub> is the V<sub>cc</sub> associated with the input port.
- 9. V<sub>CCO</sub> is the V<sub>cc</sub> associated with the output port.

## ■ DETAILED DESCRIPTION

### Overview

The **U74AVC1T45B** is single-bit, dual-supply, noninverting voltage level translation. Pin A and direction control pin are support by V<sub>CCA</sub> and pin B is support by V<sub>CCB</sub>. The A port is able to accept I/O voltages ranging from 0.8V to 3.6V, while the B port can accept I/O voltages from 0.8V to 3.6V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

## ■ FEATURES DESCRIPTION

### Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2V to 3.6V Power-Supply Range

Both V<sub>CCA</sub> and V<sub>CCB</sub> can be supplied at any voltage between 0.8V and 3.6V making the device suitable for translating between any of the voltage nodes (1.2V, 1.8V, 2.5V and 3.3V).

### I<sub>OFF</sub> Supports Partial-Power-Down Mode Operation

I<sub>OFF</sub> will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

### Enable Times

Calculate the enable times for the **U74AVC1T45B** using the following formulas:

$$* t_{PZH} (\text{DIR to A}) = t_{PLZ} (\text{DIR to B}) + t_{PLH} (\text{B to A})$$

$$* t_{PZL} (\text{DIR to A}) = t_{PHZ} (\text{DIR to B}) + t_{PHL} (\text{B to A})$$

$$* t_{PZH} (\text{DIR to B}) = t_{PLZ} (\text{DIR to A}) + t_{PLH} (\text{A to B})$$

$$* t_{PZL} (\text{DIR to B}) = t_{PHZ} (\text{DIR to A}) + t_{PHL} (\text{A to B})$$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the **U74AVC1T45B** initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

## ■ POWER SUPPLY RECOMMENDATIONS

The **U74AVC1T45B** device uses two separate configurable power-supply rails, V<sub>CCA</sub> and V<sub>CCB</sub>. V<sub>CCA</sub> accepts any supply voltage from 0.8V to 3.6V and V<sub>CCB</sub> accepts any supply voltage from 0.8V to 3.6V. The A port and B port are designed to track V<sub>CCA</sub> and V<sub>CCB</sub> respectively allowing for low-voltage, bidirectional translation between any of the 1.2V, 1.5 V, 1.8V, and 3.3V voltage nodes.

### Power-Up Considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

1. Connect ground before any supply voltage is applied.
2. Power up V<sub>CCA</sub>.
3. V<sub>CCB</sub> can be ramped up along with or after V<sub>CCA</sub>.

Table 1. Typical Total Static Power Consumption (I<sub>CCA</sub> + I<sub>CCB</sub>)

V <sub>CCB</sub>	V <sub>CCA</sub>							UNIT
	0V	0.8V	1.2V	1.5V	1.8V	2.5V	3.3V	
0V	0	<0.5	<0.5	<0.5	<0.5	<0.5	<0.5	µA
0.8V	<0.5	<0.5	<0.5	<0.5	<0.5	<1	<2.5	µA
1.2V	<0.5	<0.5	<1	<1	<1	<1	1	µA
1.5V	<0.5	<0.5	<1	<1	<1	<1	1	µA
1.8V	<0.5	<0.5	<1	<1	<1	<1	<1	µA
2.5V	<0.5	<1	1	<1	<1	<1	<1	µA
3.3V	<0.5	<2.5	1	<1	<1	<1	<1	µA

■ TYPICAL APPLICATION CIRCUIT




Figure 1. Unidirectional Logic Level-Shifting Application




Figure 2. Bidirectional Logic Level-Shifting Application

Table 2. Data Transmission: SYSTEM-1 and SYSTEM-2

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	H	OUT	IN	SYSTEM-1 data to SYSTEM-2
2	H	HI-Z	HI-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. (Note)
3	L	HI-Z	HI-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. (Note)
4	L	IN	OUT	SYSTEM-2 data to SYSTEM-1

Note: SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.