LOW CAPACITANCE ESD PROTECTION ARRAY FOR HIGH SPEED DATA INTERFACES



SOT-26

■ DESCRIPTION

The UTC **UESD5V0U4U02** is a high performance and low cost design which includes surge rated diode arrays to protect high speed data interfaces. The UTC **UESD5V0U4U02** family has been specifically designed to protect sensitive components, which are connected to data and transmission lines, from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

The UTC **UESD5V0U4U02** is a unique design which includes surge rated, low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to the ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components.

The UTC **UESD5V0U4U02** may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (± 15kV air, ±8kV contact discharge).

■ FEATURES

* Unidirectional device
* Low leakage current (IR max. < 1μA at V_{BR})
* 55W peak pulse power (8/20μs)

■ ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
UESD5V0U4U02L-AG6-R	UESD5V0U4U02G-AG6-R	SOT-26	Tape Reel

UESD5V0U4U02G-AG6-R (1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) AG6: SOT-26 (3) G: Halogen Free and Lead Free, L: Lead Free

■ MARKING



■ MARKING INFORMATION

W: Year Code

DATE	2XX0	2XX1	2XX2	2XX3	2XX4	2XX5	2XX6	2XX7	2XX8	2XX9
CODE	0	1	2	3	4	5	6	7	8	9

D: Week Code

Week	1	2	3	4	5	6	7	8	9	10	11	12
CODE	A	B	C	D	E	F	G	H	J	K	L	M
Week	13	14	15	16	17	18	19	20	21	22	23	24
CODE	N	P	Q	R	S	T	U	V	W	X	Y	Z
Week	25	26	27	28	29	30	31	32	33	34	35	36
CODE	5	6	7	8	9	A	B	C	D	E	F	G
Week	37	38	39	40	41	42	43	44	45	46	47	48
CODE	H	J	K	L	M	N	P	Q	R	S	T	U
Week	49	50	51	52	53							
CODE	V	W	X	Y	Z							

Note: Weeks 30 to 53 are marking with underlines.

■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	I/O	Terminal of ESD 1
2	GND	Ground
3	I/O	Terminal of ESD 2
4	I/O	Terminal of ESD 3
5	V_{DD}	Supply Voltage
6	I/O	Terminal of ESD 4

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (T_A=25°C, unless otherwise specified)

PARAMETER			SYMBOL	RATINGS	UNIT
ESD Discharge	IEC61000-4-2	Air Discharge	V_{ESD}	±16	kV
		Contact Discharge		±14	kV
Peak Pulse Current	IEC61000-4-5	t_p=8/20μs	I_{PP}	5.5	A
Peak Pulse Power			P_{PP}	55	W
Operating Supply Voltage (V_{DD}-GND)			V_{DC}	5.5	V
DC Voltage at Any I/O Pin			V_{IO}	(GND – 0.5) to (V_{DD} + 0.5)	V
Operating Junction Temperature			T_J	-40 ~ +150	°C
Storage Temperature			T_{STG}	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reverse Stand-Off Voltage	V_{RWM}	Pin 5 to Pin 2, T_A=25°C			5	V
Reverse Leakage Current	I_{LEAK}	V_{RWM}=5V, Pin 5 to Pin 2, T_A=25°C			1.5	μA
Channel Leakage Current	$I_{CH-Leak}$	$V_{Pin\ 5}$=5V, $V_{Pin\ 2}$=0V, T_A=25°C			1	μA
Reverse Breakdown Voltage	V_{BR}	$I_{I/O}$ to GND=1mA I_R=1mA, T_A=25°C, Pin 5 to Pin 2	6			V
Forward Voltage	V_F	I_F=15mA, T_A=25°C, Pin 2 to Pin 5		0.8	1.2	V
Clamping Voltage	V_{CL}	I_{PP}=5A, t_p=8/20ms, T_A=25°C Any Channel pin to Ground		9	10	V
Clamping Voltage	V_{CL-TLP}	IEC 61000-4-2 0 ~ +6kV, T_A=25°C Contact mode, any Channel Pin to Ground		12		V
Channel Input Capacitance	C_{IN}	$V_{Pin\ 5}$=5V, $V_{Pin\ 2}$=0V, V_{IN}=2.5V, f=1MHz, T_A=25°C, Any Channel pin to Ground		0.6		pF