Press Center
 
Home About us Products Support Quality & Certification Career Contact us
• Power Management
    Linear Regulators
    Low Dropout Linear Regulators
    DDR Termination Regulators
    Shunt Reference Regulators
    Step Down Switching Regulators
    Switching Regulator
    Step-Up DC-DC Converter
    PWM Controller
    White LED Driver
    Supervisory Circuit
    Voltage Detection and System R
    USB Power Switch
    Power Factor Control
    Li-Battery Protection or Charg
    FET Bias Controllers
    Combo IC
    Inverting DC-DC Converter
• Amplifier / Comparator
    Audio Amplifiers
    Operational Amplifier
    Voltage Comparator
• Analog Switches
    Video Signal Switch
    Analog Multiplexers, Demultipl
• Hall ICs
• Special Application ICs
    Motor Controller IC
    Interface and Driver Circuit
    Telecommunication Circuit
    Melody IC
    Alarm /Sound Generator IC
    Remote Controller IC
    Television Circuit
    Leakage Current Detector
    Automotive IC
    A-D or D-A Converters
    Miscellaneous
    Radio and Cassette Recorder Ci
    Timer
    Mouse&Keyboard Controller
    Transient Voltage Suppressors
    Sense Monitor
    Video Filter
    ZCB snubber
• Logic
• TRANSISTORs
• MOSFETs
    JFET
    Power Mosfet
• TRIACs
• SCRs
• DIODEs
 
Home > Logic
U74HCT165E Datasheet
 8-BIT PARALLEL-LOAD SHIFT REGISTER

 

 

DESCRIPTION

The U74HCT165E is an 8-bit parallel-load shift register that,

when clocked, shifts the data toward a serial (QH) output.

Parallel-in access to each stage is provided by eight individual

direct data (A-H) inputs these are enabled by a low level at

shift/load (SH/ LD ) input. The U74HCT165E also features a

clock-inhibit (CLK INH) function and a complementary serial ( QH )

output.

Clocking is accomplished by a low-to-high transition of the

clock (CLK) input while SH/ LD is held high and CLK INH is held

low. The functions of CLK and CLK INH are interchangeable.

Since a low CLK and a low-to-high transition of CLK INH also

accomplish clocking, CLK INH should be changed to the high

level only while CLK is high. Parallel loading is inhibited when

SH/ LD is held high. While SH/ LD is low, the parallel inputs to

the register are enabled independently of the levels of the CLK,

CLK INH, or serial (SER) inputs.

The inputs are compatible with TTL, NMOS and CMOS output

voltage levels.

 

FEATURES

* Complementary Outputs

* Direct Overriding Load (Data) Inputs

* Gated Clock Inputs

* Parallel-to-Serial Data Conversion

* Compatible with TTL, NMOS, CMOS output voltage levels

DESCRIPTION

 

The UTC UTG40N120LLS1 is an Trench Field-Stop Insulated

Gate Bipolar Transistor. it uses UTCs advanced technology to

provide customers with high switching speed, low saturation

voltage and low switching loss, etc.

The UTC UTG40N120LLS1 is suitable for the resonant or soft

switching applications. 

About us  |  Products  |  Contact us
Copyright 2011 UTC All received